{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T08:43:53Z","timestamp":1777106633616,"version":"3.51.4"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/tvlsi.2024.3458062","type":"journal-article","created":{"date-parts":[[2024,9,24]],"date-time":"2024-09-24T17:32:03Z","timestamp":1727199123000},"page":"2257-2268","source":"Crossref","is-referenced-by-count":3,"title":["Bitstream Database-Driven FPGA Programming Flow Based on Standard OpenCL"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8795-7435","authenticated-orcid":false,"given":"Topi","family":"Lepp\u00e4nen","sequence":"first","affiliation":[{"name":"Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-2210-0619","authenticated-orcid":false,"given":"Leevi","family":"Lepp\u00e4nen","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4438-2031","authenticated-orcid":false,"given":"Joonas","family":"Multanen","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5707-8544","authenticated-orcid":false,"given":"Pekka","family":"J\u00e4\u00e4skel\u00e4inen","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"578","article-title":"TVM: An automated end-to-end optimizing compiler for deep learning","volume-title":"Proc. 13th USENIX Symp. Operating Syst. Design Implement. (OSDI)","author":"Chen"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS58970.2023.10305457"},{"key":"ref3","volume-title":"The OpenCL\u2122 Specification V3.0.16","year":"2024"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3389\/fcomp.2022.945652"},{"key":"ref5","volume-title":"CL_KHR_Defined_Builtin_Kernels","author":"Linjam\u00e4ki","year":"2023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tpds.2020.3039409"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2023.104772"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP54787.2022.00034"},{"key":"ref9","volume-title":"Streaming Lab","year":"2021"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-021-03792-7"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.7867"},{"key":"ref13","first-page":"1","article-title":"PCIeHLS: An OpenCL HLS framework","volume-title":"Proc. 4th Int. Workshop FPGAs Softw. Programmers (FSP)","author":"Vesper"},{"key":"ref14","first-page":"1","article-title":"ZUCL: A Zynq UltraScale+ framework for OpenCL HLS applications","volume-title":"Proc. FSP Workshop; 5th Int. Workshop FPGAs Softw. Programmers","author":"Pham"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3405794"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00034"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.19"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393366"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.25"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.108"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3116859"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645515"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847341"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.25"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6659003"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2987550.2987569"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378491"},{"key":"ref29","first-page":"107","article-title":"Sharing, protection, and compatibility for reconfigurable fabric with AmorphOS","volume-title":"Proc. 13th USENIX Symp. Operating Syst. Design Implement.","author":"Khawaja"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10791073\/10689610.pdf?arnumber=10689610","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T06:43:35Z","timestamp":1733899415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10689610\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":29,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3458062","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}