{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T00:44:41Z","timestamp":1774572281478,"version":"3.50.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"under","award":["NIST-60NANB20D203"],"award-info":[{"award-number":["NIST-60NANB20D203"]}]},{"name":"under","award":["2020625"],"award-info":[{"award-number":["2020625"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1109\/tvlsi.2024.3458872","type":"journal-article","created":{"date-parts":[[2024,9,24]],"date-time":"2024-09-24T17:32:03Z","timestamp":1727199123000},"page":"408-420","source":"Crossref","is-referenced-by-count":3,"title":["SCOPE: Schoolbook-Originated Novel Polynomial Multiplication Accelerators for NTRU-Based PQC"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1624-9500","authenticated-orcid":false,"given":"Yazheng","family":"Tu","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Villanova University, Villanova, PA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0746-3054","authenticated-orcid":false,"given":"Shi","family":"Bai","sequence":"additional","affiliation":[{"name":"Department of Mathematical Sciences, Florida Atlantic University, Boca Raton, FL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2620-4859","authenticated-orcid":false,"given":"Jinjun","family":"Xiong","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University at Buffalo, Buffalo, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4814-1318","authenticated-orcid":false,"given":"Jiafeng","family":"Xie","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Villanova University, Villanova, PA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-88702-7_1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1994.365700"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2022.3160394"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-88702-7_5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2018.2878707"},{"key":"ref6","volume-title":"NTRU: A Public Key Cryptosystem","author":"Hoffstein","year":"1999"},{"key":"ref7","volume-title":"Falcon","year":"2022"},{"key":"ref8","article-title":"NIST third round PQC submissions","author":"Chen","year":"2020"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3290192"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DFT56152.2022.9962336"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3144101"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3332880"},{"key":"ref13","volume-title":"NIST, Post-Quantum Cryptography","year":"2023"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474139"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3274599"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3357836"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2922999"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0054868"},{"key":"ref19","volume-title":"NIST-quantum Cryptography Round 3 Submissions","year":"2020"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.19"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2903289"},{"key":"ref22","volume-title":"High-Performance Hardware Implementation of Lattice-Based Digital Signatures","author":"Beckwith","year":"2022"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3312423"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3658731"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CISCE52179.2021.9446042"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-48965-0_8"},{"key":"ref27","volume-title":"Digital Design and Computer Architecture","author":"Harris","year":"2015"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3246923"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3339566"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3295614"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3386977"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3225208"},{"key":"ref33","volume-title":"On Recommended Hardware"},{"key":"ref34","volume-title":"Implementation and Benchmarking of Round 2 Candidates in the NIST Post-Quantum Cryptography Standardization Process Using FPGAs"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3238129"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3341037"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3251847"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3264578"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED57927.2023.10129320"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3264803"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.3390\/electronics13040675"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586219"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00031"},{"key":"ref44","first-page":"1","article-title":"Novel schoolbook-originated polynomial multiplication accelerators for NTRU-based PQC","volume-title":"Proc. 5th NIST PQC Standardization Conf.","author":"Tu"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/10849961\/10689631-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10849961\/10689631.pdf?arnumber=10689631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,23]],"date-time":"2025-01-23T18:55:29Z","timestamp":1737658529000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10689631\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2]]},"references-count":44,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3458872","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,2]]}}}