{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T21:27:43Z","timestamp":1774042063097,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62334014"],"award-info":[{"award-number":["62334014"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Key-Area Research and Development Program of Guangdong Province","award":["2023B0303030004"],"award-info":[{"award-number":["2023B0303030004"]}]},{"DOI":"10.13039\/501100003816","name":"Huawei Technologies Company Ltd","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003816","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tvlsi.2024.3464870","type":"journal-article","created":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T17:34:18Z","timestamp":1727804058000},"page":"154-167","source":"Crossref","is-referenced-by-count":6,"title":["An End-to-End Bundled-Data Asynchronous Circuits Design Flow: From RTL to GDS"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-5263-8120","authenticated-orcid":false,"given":"Jinghai","family":"Wang","sequence":"first","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1250-8704","authenticated-orcid":false,"given":"Shanlin","family":"Xiao","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, Sun Yat-sen University, Zhuhai, China"}]},{"given":"Jilong","family":"Luo","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}]},{"given":"Bo","family":"Li","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-0301-0855","authenticated-orcid":false,"given":"Lingfeng","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8802-0457","authenticated-orcid":false,"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, Sun Yat-sen University, Zhuhai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/978-1-4757-3385-3_1","volume-title":"Principles of Asynchronous Circuit Design\u2014A Systems Perspective","author":"Spars\u00f8","year":"2001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067650"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2019.00023"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3025508"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247850"},{"issue":"3","key":"ref9","first-page":"315","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"80","author":"Cortadella","year":"1997","journal-title":"IEICE Trans. Inf. Syst."},{"key":"ref10","article-title":"The Balsa asynchronous circuit synthesis system","volume-title":"Proc. Forum Design Lang.","author":"Bardsley"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.14"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3038337"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3100524"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546503"},{"key":"ref15","first-page":"1","article-title":"Experimental demonstration on PPLN-based 40 Gbit\/s all-optical NRZ-to-CSRZ, NRZ-to-RZ, and NRZ-DPSK-to-RZ-DPSK format conversions","volume-title":"Proc. Asia Opt. Fiber Commun. Optoelectron. Expo. Conf.","author":"Wang"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240266"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271954"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2063111"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702787"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.11"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2019.00010"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2354531"},{"key":"ref23","first-page":"982","article-title":"A fully-automated desynchronization flow for synchronous circuits","volume-title":"Proc. 44th ACM\/IEEE Design Autom. Conf.","author":"Andrikos"},{"key":"ref24","volume-title":"biRISC-V","year":"2023"},{"key":"ref25","volume-title":"RISCV-ARCH-TEST","year":"2024"},{"key":"ref26","volume-title":"The RISC-V Instruction Set Manual Volume I: User-Level ISA","author":"Waterman","year":"2017"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2024.3375350"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2024.3369643"},{"key":"ref29","volume-title":"T-Head XuanTie E907","year":"2023"},{"key":"ref30","volume-title":"ARM Cortex-A5 Processor Performance and Specification","year":"2023"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/tbcas.2018.2880425"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.820440"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/a-sscc58667.2023.10347936"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10529019"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS58349.2023.10389111"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3330483"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV51070.2023.01779"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731734"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2023.3279367"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10818617\/10701060.pdf?arnumber=10701060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,31]],"date-time":"2024-12-31T06:21:33Z","timestamp":1735626093000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10701060\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":39,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3464870","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}