{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T12:00:08Z","timestamp":1746187208619,"version":"3.33.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1109\/tvlsi.2024.3466132","type":"journal-article","created":{"date-parts":[[2024,10,28]],"date-time":"2024-10-28T17:45:57Z","timestamp":1730137557000},"page":"593-597","source":"Crossref","is-referenced-by-count":1,"title":["A Self-Calibrated Unified Voltage-and-Frequency Regulator System Design Based on Universal Logic Line Circuit"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0942-864X","authenticated-orcid":false,"given":"Jiliang","family":"Liu","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Huidong","family":"Zhao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-5529-1421","authenticated-orcid":false,"given":"Zhi","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Kangning","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9102-2111","authenticated-orcid":false,"given":"Shushan","family":"Qiao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218067"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662381"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2473655"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2016.7598307"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2888866"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2939890"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/mssc.2018.2844601"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2014.7032887"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185340"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.262000"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3347469"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2965151"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772734"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870558"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063040"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCE.2017.8355536"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3298792"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3185158"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10849961\/10736954.pdf?arnumber=10736954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,23]],"date-time":"2025-01-23T18:54:36Z","timestamp":1737658476000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10736954\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2]]},"references-count":18,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3466132","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,2]]}}}