{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:41:46Z","timestamp":1774964506249,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation under Division of Computing and Communication Foundations (CCF) through The University of Texas at Dallas","doi-asserted-by":"publisher","award":["2146439"],"award-info":[{"award-number":["2146439"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation through Northwestern University","doi-asserted-by":"publisher","award":["1919109"],"award-info":[{"award-number":["1919109"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation through Northwestern University","doi-asserted-by":"publisher","award":["2106562"],"award-info":[{"award-number":["2106562"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ministerio de Ciencia e Innovacion from Spanish Government under Project","award":["PID2020117024GB-C41"],"award-info":[{"award-number":["PID2020117024GB-C41"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1109\/tvlsi.2024.3471528","type":"journal-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:59:18Z","timestamp":1728496758000},"page":"337-345","source":"Crossref","is-referenced-by-count":2,"title":["Toggle SOT-MRAM Architecture With Self-Terminating Write Operation"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-3510-2977","authenticated-orcid":false,"given":"Ebenezer C.","family":"Usih","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1785-8359","authenticated-orcid":false,"given":"Naimul","family":"Hassan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7050-3151","authenticated-orcid":false,"given":"Alexander J.","family":"Edwards","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3655-4836","authenticated-orcid":false,"given":"Felipe","family":"Garcia-Sanchez","sequence":"additional","affiliation":[{"name":"Departamento de Física Aplicada, Universidad de Salamanca, Salamanca, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1539-1521","authenticated-orcid":false,"given":"Pedram","family":"Khalili Amiri","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9847-4455","authenticated-orcid":false,"given":"Joseph S.","family":"Friedman","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA"}]}],"member":"263","reference":[{"key":"ref1","first-page":"492","article-title":"Future cache design using STT MRAMs for improved energy efficiency: Devices, circuits and architecture","volume-title":"Proc. 49th Annu. Design Autom. Conf.","author":"Park"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/20.800991"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346850"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1507474112"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.4863407"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2772185"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1063\/1.4919108"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2014.94"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/nmat4566"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.120.117703"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/ab2831"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.8b00773"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2951767"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2822841"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.52"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2699579"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3020137"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3020798"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2018.2832170"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.4906760"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.193"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2322387"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629299"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2194790"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2542785"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DISCOVER52564.2021.9663697"},{"key":"ref27","first-page":"329","article-title":"Multi retention level STT-RAM cache designs with a dynamic refresh scheme","volume-title":"Proc. 44th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Sun"},{"key":"ref28","volume-title":"Method of writing to scalable magnetoresistance random access memory element","author":"Savtchenko","year":"2003"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.840847"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837962"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1063\/1.4899186"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1063\/1.4926371"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391254"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1038\/s44287-023-00002-9"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1201\/9781003138747"},{"key":"ref37","first-page":"15","article-title":"Demonstration of BEOL-compatible ferroelectric Hf_0.5Zr_0.5O2 scaled FeRAM co-integrated with 130 nm CMOS for embedded NVM applications","author":"Francois","year":"2019","journal-title":"IEDM Tech. Dig."},{"key":"ref38","first-page":"1","article-title":"Development status of gate-first FeFET technology","volume-title":"Proc. Symp. VLSI Technol.","author":"M\u00fcller"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019561"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067752"},{"key":"ref41","first-page":"1","article-title":"3D stacked CIS compatible 40 nm embedded STT-MRAM for buffer memory","volume-title":"Proc. Symp. VLSI Technol.","author":"Oka"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019430"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019549"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/10849961\/10710331-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10849961\/10710331.pdf?arnumber=10710331","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,23]],"date-time":"2025-01-23T18:54:46Z","timestamp":1737658486000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10710331\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2]]},"references-count":43,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3471528","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,2]]}}}