{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:13:20Z","timestamp":1780676000155,"version":"3.54.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62021004"],"award-info":[{"award-number":["62021004"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62227816"],"award-info":[{"award-number":["62227816"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62161160309"],"award-info":[{"award-number":["62161160309"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62261160649"],"award-info":[{"award-number":["62261160649"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tvlsi.2024.3472095","type":"journal-article","created":{"date-parts":[[2024,10,16]],"date-time":"2024-10-16T18:11:14Z","timestamp":1729102274000},"page":"897-901","source":"Crossref","is-referenced-by-count":7,"title":["A Real-Time Rotation Calibration for Interchannel Offset Mismatch in Time-Interleaved SAR ADCs"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-4666-5871","authenticated-orcid":false,"given":"Yixiao","family":"Luo","sequence":"first","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6609-9486","authenticated-orcid":false,"given":"Hongzhi","family":"Liang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zeyu","family":"Peng","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yukui","family":"Yu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9942-0069","authenticated-orcid":false,"given":"Shubin","family":"Liu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9296-535X","authenticated-orcid":false,"given":"Ruixue","family":"Ding","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7764-1928","authenticated-orcid":false,"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870472"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662505"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3133829"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3023882"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3012386"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3161717"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579318"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2884352"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3012776"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870554"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870467"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2916913"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822823"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/PBCS026E"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2785349"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/vlsicircuits52068.2021.9492512"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3073976"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454299"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/a-sscc47793.2019.9056969"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10903148\/10720424.pdf?arnumber=10720424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T19:13:08Z","timestamp":1740597188000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10720424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":19,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3472095","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}