{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T05:09:50Z","timestamp":1740632990348,"version":"3.38.0"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"CAPES, Finance Code 001, CNPq, and FAPERGS","award":["23\/2551-0002204-4"],"award-info":[{"award-number":["23\/2551-0002204-4"]}]},{"name":"TECHFUTURO Semiconductors Program"},{"name":"APCI\/SBMicro\/CNPq\/MCTI Program for providing CAD Tool Licenses"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tvlsi.2024.3486237","type":"journal-article","created":{"date-parts":[[2024,11,8]],"date-time":"2024-11-08T18:48:18Z","timestamp":1731091698000},"page":"733-745","source":"Crossref","is-referenced-by-count":0,"title":["RCU- 2<sup>\n                     <i>m<\/i>\n                  <\/sup>: A VLSI Radix- 2<sup>\n                     <i>m<\/i>\n                  <\/sup> Cubic Unit"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0521-5898","authenticated-orcid":false,"given":"Eduardo","family":"Antonio Ce\u015bar da Costa","sequence":"first","affiliation":[{"name":"Centro Tecnol&#x00F3;gico, Universidade Cat&#x00F3;lica de Pelotas (UCPel), Pelotas, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9582-9011","authenticated-orcid":false,"given":"Morgana","family":"Macedo Azevedo da Rosa","sequence":"additional","affiliation":[{"name":"Centro Tecnol&#x00F3;gico, Universidade Federal de Pelotas (UFPel), Pelotas, Brazil"}]}],"member":"263","reference":[{"volume-title":"Principles of CMOS VLSI Design: A Systems Perspective","year":"1985","author":"Weste","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2011.256"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS202256217.2022.9970960"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3204931"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICGCCEE.2014.6922406"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2455992"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICISC47916.2020.9171146"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IAEAC47372.2019.8997600"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2000.911207"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.78"},{"key":"ref11","first-page":"873","article-title":"A novel time and energy efficient cubing circuit using vedic mathematics for finite field arithmetic","volume-title":"Proc. Int. Conf. Adv. Recent Technol. Commun. Comput.","author":"Ramalatha"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.97"},{"issue":"5","key":"ref13","first-page":"1494","article-title":"Vedic algorithm for cubic computation and VLSI implementation","volume":"20","author":"Kumar","year":"2017","journal-title":"Eng. Sci. Technol., Int. J."},{"issue":"6","key":"ref14","first-page":"147","article-title":"Low power high-speed vedic techniques in recent VLSI design\u2013A survey","volume":"4","author":"Dayanand","year":"2020","journal-title":"Perspect. Commun., Embedded Syst. Signal Process. PiCES"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937770"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS49266.2020.9294915"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICSSIT.2018.8748579"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.485568"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.835683"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-022-02235-9"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-42808-1"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/mwscas47672.2021.9531843"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2016.0043"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10903148\/10747396.pdf?arnumber=10747396","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:47:11Z","timestamp":1740548831000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10747396\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":23,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3486237","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}