{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T08:08:07Z","timestamp":1769933287658,"version":"3.49.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001700","name":"Ministry of Education, Culture, Sports, Science and Technology (MEXT) Initiative to Establish Next-Generation Novel Integrated Circuits Centers","doi-asserted-by":"publisher","award":["JPJ011438"],"award-info":[{"award-number":["JPJ011438"]}],"id":[{"id":"10.13039\/501100001700","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tvlsi.2024.3486239","type":"journal-article","created":{"date-parts":[[2024,11,6]],"date-time":"2024-11-06T18:48:52Z","timestamp":1730918932000},"page":"746-756","source":"Crossref","is-referenced-by-count":4,"title":["Agile-X: A Structured-ASIC Created With a Mask-Less Lithography System Enabling Low-Cost and Agile Chip Fabrication"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3394-2227","authenticated-orcid":false,"given":"Atsutake","family":"Kosuge","sequence":"first","affiliation":[{"name":"Systems Design Laboratory (d.lab), Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}]},{"given":"Hirofumi","family":"Sumi","sequence":"additional","affiliation":[{"name":"Systems Design Laboratory (d.lab), Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}]},{"given":"Naonobu","family":"Shimamoto","sequence":"additional","affiliation":[{"name":"Systems Design Laboratory (d.lab), Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-4908-100X","authenticated-orcid":false,"given":"Yukinori","family":"Ochiai","sequence":"additional","affiliation":[{"name":"Systems Design Laboratory (d.lab), Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}]},{"given":"Yurie","family":"Inoue","sequence":"additional","affiliation":[{"name":"Systems Design Laboratory (d.lab), Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[{"name":"Systems Design Laboratory (d.lab), Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}]},{"given":"Tohru","family":"Mogami","sequence":"additional","affiliation":[{"name":"Systems Design Laboratory (d.lab), Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3655-1245","authenticated-orcid":false,"given":"Yoshio","family":"Mita","sequence":"additional","affiliation":[{"name":"Systems Design Laboratory (d.lab), Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}]},{"given":"Makoto","family":"Ikeda","sequence":"additional","affiliation":[{"name":"Systems Design Laboratory (d.lab), Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0617-1057","authenticated-orcid":false,"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[{"name":"Systems Design Laboratory (d.lab), Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1117\/12.485282","article-title":"Mask cost for sub-100-nm technologies: Stopping a runaway?","volume":"5043","author":"Balasinski","year":"2003","journal-title":"Proc. SPIE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2264690"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-020-59017-z"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-05498-z"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-020-62935-7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162951"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3108820"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00072"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3015494"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2015.2429572"},{"key":"ref11","article-title":"Micron-to-submicron Cu electroplating in view of Agile-X LSI chips fabrication using open facility","volume-title":"Proc. 3rd Eur. Symp. Nanofabrication Res. Infrastructure","author":"Shimamoto"},{"key":"ref12","volume-title":"DWL 66+: Laser Lithography Tool","year":"2024"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2017.7947575"},{"key":"ref14","volume-title":"Essential Core IP","year":"2024"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593145"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783344"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3117260"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2019334"},{"key":"ref19","volume-title":"Evaluation Environment for Side-Channel Attacks","year":"2024"},{"key":"ref20","article-title":"Frequent pattern compression: A significance-based compression scheme for L2 caches","author":"Alameldeen","year":"2004"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509605"},{"issue":"5","key":"ref22","doi-asserted-by":"crossref","first-page":"822","DOI":"10.1016\/j.mee.2007.01.022","article-title":"10 nm lines and spaces written in HSQ, using electron beam lithography","volume":"84","author":"Grigorescu","year":"2007","journal-title":"Microelectronic Eng."},{"key":"ref23","volume-title":"ASIC Prototyping Simplified","year":"2024"},{"key":"ref24","volume-title":"AMD UltraScale+ FPGAs Product Selection Guide (XMP103)","year":"2024"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC60832.2023.00017"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3343457"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2982621"},{"key":"ref28","volume-title":"Gate Array","year":"2024"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10903148\/10745765.pdf?arnumber=10745765","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:47:05Z","timestamp":1740548825000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10745765\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":28,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3486239","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}