{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T18:26:05Z","timestamp":1780511165863,"version":"3.54.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62090044"],"award-info":[{"award-number":["62090044"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Chinese Academy of Sciences Strategic Leading Science and Technology Project","doi-asserted-by":"publisher","award":["XDC07020103"],"award-info":[{"award-number":["XDC07020103"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tvlsi.2024.3489231","type":"journal-article","created":{"date-parts":[[2024,11,14]],"date-time":"2024-11-14T18:45:18Z","timestamp":1731609918000},"page":"10-20","source":"Crossref","is-referenced-by-count":17,"title":["A 16-bit 1-MS\/s SAR ADC With Capacitor Mismatch Self-Calibration"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-6952-4691","authenticated-orcid":false,"given":"Jie","family":"Ding","sequence":"first","affiliation":[{"name":"College of Electronics and Information Engineering, Tongji University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fuming","family":"Liu","sequence":"additional","affiliation":[{"name":"College of Electronics and Information Engineering, Tongji University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kuan","family":"Deng","sequence":"additional","affiliation":[{"name":"College of Electronics and Information Engineering, Tongji University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-4480-5539","authenticated-orcid":false,"given":"Zihan","family":"Zheng","sequence":"additional","affiliation":[{"name":"College of Electronics and Information Engineering, Tongji University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jingnan","family":"Zheng","sequence":"additional","affiliation":[{"name":"College of Electronics and Information Engineering, Tongji University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1018-6289","authenticated-orcid":false,"given":"Yongzhen","family":"Chen","sequence":"additional","affiliation":[{"name":"College of Electronics and Information Engineering, Tongji University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiangfeng","family":"Wu","sequence":"additional","affiliation":[{"name":"College of Electronics and Information Engineering, Tongji University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050629"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.933473"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858371"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2017.8008508"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2010.5433829"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067703"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454329"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631448"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163556"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291051"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2123590"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2010.2060222"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2002.807795"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/19.872931"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052231"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231328"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274113"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180537"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2784761"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2985816"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10182124"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2009.4977315"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2449714"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2537824"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1992.229252"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.826812"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10818617\/10753035.pdf?arnumber=10753035","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,31]],"date-time":"2024-12-31T19:58:39Z","timestamp":1735675119000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10753035\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":29,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3489231","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}