{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:38:31Z","timestamp":1774964311437,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4403302"],"award-info":[{"award-number":["2023YFB4403302"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tvlsi.2024.3490618","type":"journal-article","created":{"date-parts":[[2024,11,14]],"date-time":"2024-11-14T18:45:18Z","timestamp":1731609918000},"page":"673-684","source":"Crossref","is-referenced-by-count":6,"title":["Design and Analysis of a 26\u201332-GHz 6-bit Passive Vector Modulation Phase Shifter for CMOS Bidirectional Transceiver"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-1140-5823","authenticated-orcid":false,"given":"Yechen","family":"Tian","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Yutong","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Junjie","family":"Gu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0044-1231","authenticated-orcid":false,"given":"Hao","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Weitian","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Rui","family":"Yin","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8054-1031","authenticated-orcid":false,"given":"Zongming","family":"Duan","sequence":"additional","affiliation":[{"name":"East China Research Institute of Electronic Engineering, Hefei, Anhui, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7420-8213","authenticated-orcid":false,"given":"Hao","family":"Gao","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Eindhoven University of Technology, Eindhoven, The Netherlands"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7012-404X","authenticated-orcid":false,"given":"Na","family":"Yan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3066036"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2791481"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3096190"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2023.3235999"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830312"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC54546.2022.9863210"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3093093"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3089630"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2015.2505624"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3056628"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2019.2933213"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2872865"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/lmwc.2021.3056881"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3017707"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907225"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2966277"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2013.2267749"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2017.7974139"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3048816"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2022.3214814"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3331508"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2019.8701785"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2012.2189227"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2019.2906602"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3188157"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2015.2496187"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2797987"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2766211"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10903148\/10753092.pdf?arnumber=10753092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:47:40Z","timestamp":1740548860000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10753092\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":28,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3490618","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}