{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T15:02:16Z","timestamp":1779202936241,"version":"3.51.4"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Bundesministerium f\u00fcr Bildung und Forschung (BMBF), Germany, through the project fast power"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tvlsi.2024.3496845","type":"journal-article","created":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T19:52:50Z","timestamp":1732737170000},"page":"638-650","source":"Crossref","is-referenced-by-count":2,"title":["A Single-Ended High-Voltage-Compliant 11-bit Current-Steering Digital-to-Analog Converter for Adaptive Noise Cancellation in Power Over Data Line Networks"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8653-6361","authenticated-orcid":false,"given":"Felix","family":"Burkhardt","sequence":"first","affiliation":[{"name":"Chair of Circuit Design and Network Theory, Technische Universit&#x00E4;t Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6950-6814","authenticated-orcid":false,"given":"Florian","family":"Protze","sequence":"additional","affiliation":[{"name":"Chair of Circuit Design and Network Theory, Technische Universit&#x00E4;t Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6714-0479","authenticated-orcid":false,"given":"Frank","family":"Ellinger","sequence":"additional","affiliation":[{"name":"Chair of Circuit Design and Network Theory, Technische Universit&#x00E4;t Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2771102"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3242658"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3193659"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2901626"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3183353"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3198233"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2016.7792909"},{"key":"ref8","first-page":"229","article-title":"A high-voltage compliant, electrode-invariant neural stimulator front-end in 65 nm bulk-CMOS","volume-title":"Proc. 42nd Eur. Solid-State Circuits Conf. (ESSCIRC)","author":"Pepin"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2017.8368915"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3045141"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2096113"},{"key":"ref12","first-page":"65","article-title":"A 120 V high voltage DAC array for a tunable antenna in communication system","volume-title":"Proc. 17th Int. Symp. Design Diag. Electron. Circuits Syst.","author":"Ning"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/tvt.2021.3060913"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.349"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2016.7781569"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2019.8632920"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2019.8632920"},{"key":"ref18","volume-title":"Broadband power coupling\/decoupling network for PoDL","author":"Gardner","year":"2017"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EIConRus.2017.7910553"},{"issue":"11","key":"ref20","first-page":"1264","article-title":"Nyquist-rate current-steering digital-to-analog converters with random multiple data-weighted averaging technique and QN rotated walk switching scheme","volume":"53","author":"Lee","year":"2006","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"key":"ref21","volume-title":"Analog Integrated Circuit Design","author":"Johns","year":"2008"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3432640"},{"key":"ref23","first-page":"360","article-title":"A 16b 6GS\/S Nyquist DAC with IMD <-90 dBc up to 1.9 GHz in 16 nm CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Lin"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2594026"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2000.913021"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-0596-8"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME55000.2022.9816762"},{"key":"ref28","first-page":"1","article-title":"A highly linear high-voltage compliant current output stage for arbitrary waveform generation","volume-title":"Proc. SMACD\/PRIME; Int. Conf. SMACD 16th Conf. PRIME","author":"Schwarze"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2023.10269815"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2319272"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2739823"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2817634"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2409797"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10903148\/10769052.pdf?arnumber=10769052","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:49:07Z","timestamp":1740548947000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10769052\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":33,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3496845","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}