{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T05:09:02Z","timestamp":1740632942755,"version":"3.38.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008081","name":"Big Data Computing Center of Southeast University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008081","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tvlsi.2024.3497166","type":"journal-article","created":{"date-parts":[[2024,11,20]],"date-time":"2024-11-20T19:16:25Z","timestamp":1732130185000},"page":"807-820","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Hardware Accelerator Based on Medium Granularity Dataflow for SpTRSV"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0978-9266","authenticated-orcid":false,"given":"Qian","family":"Chen","sequence":"first","affiliation":[{"name":"Department of National ASIC System Engineering Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaofeng","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of National ASIC System Engineering Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5769-8671","authenticated-orcid":false,"given":"Shengli","family":"Lu","sequence":"additional","affiliation":[{"name":"Department of National ASIC System Engineering Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898718881"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247767"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2421287"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2858014"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898718003"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48096-0_50"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3114186"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3355499"},{"key":"ref9","first-page":"647","article-title":"PGTSOLVER: An efficient solver for power grid transient analysis","volume-title":"Proc. Int. Conf. Comput.-Aided Design","author":"Yu"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/9780470561218"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-53429-9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-023-05238-8"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1142\/S0129053389000056"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1137\/0911008"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-43659-3_45"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.4244"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3074501"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3404397.3404413"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s42514-023-00151-1"},{"key":"ref20","article-title":"A graph transformation strategy for optimizing SpTRSV","author":"Y\u0131lmaz","year":"2022","journal-title":"arXiv:2206.05843"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.7761"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00090"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3134897"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-33136-7"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2401575"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-44534-8_20"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637568"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942089"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643453"},{"key":"ref30","first-page":"33","article-title":"Towards high-bandwidth-Utilization SpMV on FPGAs via partial vector duplication","volume-title":"Proc. 28th Asia South Pac. Design Autom. Conf.","author":"Liu"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546672"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/144965.145839"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/c2011-0-05083-4"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046207"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252636"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCVW.2011.6130310"},{"volume-title":"Probabilistic Circuits: A Unifying Framework for Tractable Probabilistic Models","year":"2020","author":"Choi","key":"ref38"},{"volume-title":"Intel Math Kernel Library","year":"2018","key":"ref39"},{"article-title":"Cusparse library","volume-title":"Proc. GPU Technol. Conf.","author":"Naumov","key":"ref40"},{"key":"ref41","article-title":"Parallel solution of sparse triangular linear systems in the preconditioned iterative methods on the GPU","volume":"1","author":"Naumov","year":"2011"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10903148\/10759529.pdf?arnumber=10759529","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:48:10Z","timestamp":1740548890000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10759529\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":42,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3497166","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}