{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:49:00Z","timestamp":1764175740149,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Project Agency (DARPA) through the Low Temperature Logic Technology (LTLT) Project","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tvlsi.2024.3508673","type":"journal-article","created":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T04:13:06Z","timestamp":1733890386000},"page":"102-113","source":"Crossref","is-referenced-by-count":2,"title":["A Comparative Analysis of Low Temperature and Room Temperature Circuit Operation"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-0107-8512","authenticated-orcid":false,"given":"Zhichao","family":"Chen","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles (UCLA), Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6192-9871","authenticated-orcid":false,"given":"Ali H.","family":"Hassan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles (UCLA), Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rhesa","family":"Ramadhan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles (UCLA), Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4984-2084","authenticated-orcid":false,"given":"Yingheng","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, UCLA, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2993-7724","authenticated-orcid":false,"given":"Chih-Kong","family":"Ken Yang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles (UCLA), Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1457-7508","authenticated-orcid":false,"given":"Sudhakar","family":"Pamarti","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles (UCLA), Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6188-1134","authenticated-orcid":false,"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles (UCLA), Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04362-w"},{"issue":"3","key":"ref2","first-page":"364","article-title":"An overview of power dissipation and control techniques in CMOs technology","volume":"10","author":"Romli","year":"2015","journal-title":"J. Eng. Sci. Technol."},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnology18217.2020.9265065"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1126\/science.ade7656"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.555614"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00037"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2021.3049694"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS56464.2023.10108316"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378513"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181628"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS55924.2022.10090326"},{"key":"ref12","first-page":"40.1.1","article-title":"Pseudo-static 1T capacitorless DRAM using 22 nm FDSOI for cryogenic cache memory","author":"Chakraborty","year":"2021","journal-title":"IEDM Tech. Dig."},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830483"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3195636"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2963379"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413880"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121295"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431559"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2021.3131100"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401756"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116289"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075882"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2859636"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2022.111837"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1117\/12.582332"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2393852"},{"article-title":"HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects","year":"2002","author":"Yan","key":"ref27"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLDI-DAT.2013.6533827"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3171136"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.94"},{"volume-title":"Virtuoso\u00ae RelXpert Model Reference Guide","year":"2019","key":"ref32"},{"volume-title":"Principles of Electronic Materials and Devices","year":"2017","author":"Kasap","key":"ref33"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854405"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2674658"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2017.7947497"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.885543"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9128316"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2021.3124417"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9129312"},{"article-title":"BSIM-CMG 107.0.0 multi-gate MOSFET compact model technical manual","year":"2013","author":"Sriramkumar","key":"ref41"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2192477"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-820064-3.00001-5"},{"article-title":"IR-drop analysis","year":"2009","author":"Halford","key":"ref44"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2016.8064891"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10818617\/10787912.pdf?arnumber=10787912","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,15]],"date-time":"2025-01-15T20:32:50Z","timestamp":1736973170000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10787912\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":45,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3508673","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}