{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T08:02:23Z","timestamp":1767772943235,"version":"3.40.4"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"China National Science Foundation","doi-asserted-by":"publisher","award":["12025504"],"award-info":[{"award-number":["12025504"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tvlsi.2024.3509439","type":"journal-article","created":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T22:53:49Z","timestamp":1733957629000},"page":"1384-1395","source":"Crossref","is-referenced-by-count":1,"title":["A Hybrid RO-TDL-Based On-Chip Voltage Monitor for FPGA Applications"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-8245-989X","authenticated-orcid":false,"given":"Chenxi","family":"Chen","sequence":"first","affiliation":[{"name":"Department of Modern Physics, State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9588-0076","authenticated-orcid":false,"given":"Jinhong","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Modern Physics, State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xueye","family":"Hu","sequence":"additional","affiliation":[{"name":"Department of Modern Physics, State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4969-9508","authenticated-orcid":false,"given":"Shubin","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Modern Physics, State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IC3INA.2016.7863017"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.831434"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICPECA51329.2021.9362549"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/BMSB.2018.8436912"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASID52932.2021.9651710"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/islped.2015.7273505"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2006.1645652"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715263"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00038"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"44","DOI":"10.46586\/tches.v2018.i3.44-68","article-title":"FPGAhammer: Remote voltage fault attacks on shared FPGAs, suitable for DFA on AES","volume":"2018","author":"Krautter","year":"2018","journal-title":"ACR Trans. Cryptograph. Hardw. Embedded Syst."},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2019.00015"},{"volume-title":"7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter (UG480)","year":"2022","key":"ref13"},{"volume-title":"Intel Max 10 Analog to Digital Converter Overview","year":"2024","key":"ref14"},{"issue":"14","key":"ref15","doi-asserted-by":"crossref","first-page":"1184","DOI":"10.1049\/el:20000854","article-title":"Delay-locked loop technique for temperature stabilisation of internal delays of CMOS FPGA devices","volume":"36","author":"Kalisz","year":"2000","journal-title":"Electron. Lett."},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1989.101829"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056840"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3027711"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2023.3309357"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929182"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3555048"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2848460"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2018928"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2158551"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780710"},{"volume-title":"7 Series FPGAs Configurable Logic Block (UG474)","year":"2016","key":"ref27"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2606627"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2037958"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2045901"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052232"},{"volume-title":"Kintex 7 FPGAs Data Sheet: DC and AC Switching Characteristics","year":"2012","key":"ref32"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2599927"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10977652\/10792939.pdf?arnumber=10792939","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T04:50:40Z","timestamp":1745643040000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10792939\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":33,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3509439","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}