{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,27]],"date-time":"2025-04-27T04:01:29Z","timestamp":1745726489019,"version":"3.40.4"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4403500"],"award-info":[{"award-number":["2023YFB4403500"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tvlsi.2024.3510541","type":"journal-article","created":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T22:53:49Z","timestamp":1733957629000},"page":"1457-1461","source":"Crossref","is-referenced-by-count":0,"title":["A Scalable and Efficient Architecture for Binary Polynomial Multiplication in BIKE Utilizing Inter-\/Inner-Wise Sparsity and Block-by-Block Pipeline"],"prefix":"10.1109","volume":"33","author":[{"given":"Jia","family":"Hou","sequence":"first","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-0132-3319","authenticated-orcid":false,"given":"Jianfei","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]},{"given":"Yishuo","family":"Meng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]},{"given":"Fahong","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3619-7936","authenticated-orcid":false,"given":"Yang","family":"Su","sequence":"additional","affiliation":[{"name":"College of Cryptography Engineering, Engineering University of People’s Armed Police, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8221-7670","authenticated-orcid":false,"given":"Chen","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1994.365700"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3357836"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3304416"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2022.3185265"},{"volume-title":"Call for Proposals-Post-Quantum Cryptography","year":"2017","key":"ref5"},{"volume-title":"PQC Standardization Process: Third Round Candidate Announcement. Information Technology Laboratory\u2014Computer Security Resource Center","year":"2020","key":"ref6"},{"volume-title":"PQC Standardization Process: Announcing Four Candidates To Be Standardized, Plus Fourth Round Candidates","year":"2022","key":"ref7"},{"volume-title":"BIKE: Bit Flipping Key Encapsulation-Round 2 Submission","year":"2019","author":"Aragon","key":"ref8"},{"volume-title":"BIKE: Bit Flipping Key Encapsulation-Round 3 Submission","year":"2020","author":"Aragon","key":"ref9"},{"volume-title":"BIKE: Bit Flipping Key Encapsulation","year":"2021","author":"Aragon","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964882"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00035"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3078294"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.557-588"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3246923"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2922999"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10977652\/10792940.pdf?arnumber=10792940","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T04:50:39Z","timestamp":1745643039000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10792940\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":16,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3510541","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}