{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,24]],"date-time":"2026-08-24T02:42:17Z","timestamp":1787539337909,"version":"build-2736575974"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4405100"],"award-info":[{"award-number":["2023YFB4405100"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4405102"],"award-info":[{"award-number":["2023YFB4405102"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tvlsi.2024.3513218","type":"journal-article","created":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T19:04:06Z","timestamp":1734116646000},"page":"831-840","source":"Crossref","is-referenced-by-count":5,"title":["GNN-Based Hardware Trojan Detection at Register Transfer Level Leveraging Multiple-Category Features"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7000-4651","authenticated-orcid":false,"given":"Peijun","family":"Ma","sequence":"first","affiliation":[{"name":"State Key Discipline Laboratory of Wide Bandgap Semiconductor Technology, School of Microelectronics, Xidian University, Xi&#x2019;an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-1202-8997","authenticated-orcid":false,"given":"Ge","family":"Shang","sequence":"additional","affiliation":[{"name":"State Key Discipline Laboratory of Wide Bandgap Semiconductor Technology, School of Microelectronics, Xidian University, Xi&#x2019;an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9693-3467","authenticated-orcid":false,"given":"Hongjin","family":"Liu","sequence":"additional","affiliation":[{"name":"Beijing SunWise Space Technology Ltd., Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8465-9528","authenticated-orcid":false,"given":"Jiangyi","family":"Shi","sequence":"additional","affiliation":[{"name":"State Key Discipline Laboratory of Wide Bandgap Semiconductor Technology, School of Microelectronics, Xidian University, Xi&#x2019;an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6388-5008","authenticated-orcid":false,"given":"Weitao","family":"Pan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Service Networks, Xidian University, Xi&#x2019;an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yan","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Discipline Laboratory of Wide Bandgap Semiconductor Technology, School of Microelectronics, Xidian University, Xi&#x2019;an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8081-2919","authenticated-orcid":false,"given":"Yue","family":"Hao","sequence":"additional","affiliation":[{"name":"State Key Discipline Laboratory of Wide Bandgap Semiconductor Technology, School of Microelectronics, Xidian University, Xi&#x2019;an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2422836"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368630"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546664"},{"key":"ref5","first-page":"159","article-title":"Formal verification of security properties on RISC-V processors","volume-title":"Proc. 21st ACM-IEEE Int. Conf. Formal Methods Models Syst. Design","author":"Chuah"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3290537"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECNCT63103.2024.10704256"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2024.3458892"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS60917.2024.10658778"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2023.3339488"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NAECON61878.2024.10670685"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SP54263.2024.00160"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116461"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IBSSC56953.2022.10037385"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_28"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3179047"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACET48583.2019.8956251"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/Confluence52989.2022.9734174"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.2978386"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3071274"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3275789"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIT48885.2019.9038608"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.5829\/ije.2022.35.07a.16"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3065292"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS50870.2020.9159740"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Berlin56473.2022.9937099"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3143349"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2023.3280134"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474174"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3191683"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CCBD.2015.19"},{"key":"ref33","first-page":"1","article-title":"Embracing graph neural networks for hardware security","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Alrahis"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702276"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IEMCON53756.2021.9623238"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ATS59501.2023.10317998"},{"key":"ref37","volume-title":"Trusthub","year":"2016"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3044721"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISATA61709.2024.10560302"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/QRS-C63300.2024.00176"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3272034"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-Asia62534.2024.10661348"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10903148\/10798978.pdf?arnumber=10798978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:51:03Z","timestamp":1740549063000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10798978\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":42,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3513218","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}