{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:30:39Z","timestamp":1772908239065,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council (NSTC) of Taiwan","doi-asserted-by":"publisher","award":["113-2640-E-007-001"],"award-info":[{"award-number":["113-2640-E-007-001"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Power Semiconductor Manufacturing Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1109\/tvlsi.2024.3514732","type":"journal-article","created":{"date-parts":[[2024,12,27]],"date-time":"2024-12-27T19:42:14Z","timestamp":1735328534000},"page":"1132-1144","source":"Crossref","is-referenced-by-count":3,"title":["Built-In Self-Repair of Small Delay Faults Occurring to TSVs in a 3D-DRAM Using an Enhanced Pulse-Vanishing Test"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-2205-8557","authenticated-orcid":false,"given":"Chen-Yu","family":"Huang","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3721-987X","authenticated-orcid":false,"given":"Shi-Yu","family":"Huang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"High Bandwidth Memory (HBM3) DRAM","year":"2023"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS52500.2021.9794149"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457218"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.0286"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2198475"},{"key":"ref8","first-page":"6","article-title":"On effective die-to-die interconnect repair for 3D-stacked ICs","volume-title":"Proc. IEEE Design, Automat., Test Eur.","author":"Jiang"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2012.6313847"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488824"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548905"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432131"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2343156"},{"key":"ref14","first-page":"1291","article-title":"Thermal-aware TSV repair for electromigration in 3D ICs","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)","author":"Wang"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2558514"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2681703"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2824284"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2876906"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2018.2864591"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ITCIndia49857.2020.9171797"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-Asia53059.2021.9808672"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3248042"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604053"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2316093"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC57175.2023.10154900"},{"key":"ref26","volume-title":"EDA Cloud Cell-Based Flow"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2187543"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10937162\/10816700.pdf?arnumber=10816700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T19:16:20Z","timestamp":1742843780000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10816700\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4]]},"references-count":28,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3514732","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4]]}}}