{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,27]],"date-time":"2025-04-27T04:01:26Z","timestamp":1745726486611,"version":"3.40.4"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100007275","name":"Ministry of Science and Technology of Taiwan","doi-asserted-by":"publisher","award":["NSTC 111-2221-E-011-166-MY2","NSTC 112-2221-E-011-145"],"award-info":[{"award-number":["NSTC 111-2221-E-011-166-MY2","NSTC 112-2221-E-011-145"]}],"id":[{"id":"10.13039\/501100007275","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tvlsi.2024.3515034","type":"journal-article","created":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T19:36:30Z","timestamp":1734464190000},"page":"1255-1263","source":"Crossref","is-referenced-by-count":0,"title":["Complementary Voltage to Time Converter With Optimized Voltage Scaling Circuit"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-4433-510X","authenticated-orcid":false,"given":"Bo-Wei","family":"Shih","sequence":"first","affiliation":[{"name":"Department of Applied Science, University of Taipei, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5052-8199","authenticated-orcid":false,"given":"Ying-Chun","family":"Chen","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jia-Yi","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Applied Science, University of Taipei, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3607-789X","authenticated-orcid":false,"given":"Woei-Luen","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2002.807121"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2008.2008391"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2017.04.037"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2013.6815376"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.2991\/eeic-13.2013.1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.60"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2022208"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527177"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3034896"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.109"},{"issue":"6","key":"ref11","first-page":"408","article-title":"A 100-kS\/s 8.3-ENOB 1.7-\u03bcW time-domain analog-to-digital converter","volume":"61","author":"Kim","year":"2014","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-019-01579-8"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2907401"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2558105"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987699"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3309651"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2016.7598262"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541940"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693099"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-022-02019-w"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-022-02063-6"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3230697"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2020.3036143"},{"article-title":"Voltage scaling and complementary delay line for increasing the linearity and input voltage range of voltage-to-time converters","volume-title":"42th Symp. Elect. Power Eng. 16th Taiwan Power Electonics Conf","author":"Chen","key":"ref24"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10977652\/10804858.pdf?arnumber=10804858","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T04:46:02Z","timestamp":1745642762000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10804858\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":24,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3515034","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}