{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:21:26Z","timestamp":1773840086348,"version":"3.50.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U2341221"],"award-info":[{"award-number":["U2341221"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62274070"],"award-info":[{"award-number":["62274070"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Hubei Province Science and Technology Major Project","award":["2022AEA001"],"award-info":[{"award-number":["2022AEA001"]}]},{"DOI":"10.13039\/501100003397","name":"Huazhong University of Science and Technology","doi-asserted-by":"publisher","award":["2023JCYJ042"],"award-info":[{"award-number":["2023JCYJ042"]}],"id":[{"id":"10.13039\/501100003397","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003397","name":"Huazhong University of Science and Technology","doi-asserted-by":"publisher","award":["2019kfyXJJS048"],"award-info":[{"award-number":["2019kfyXJJS048"]}],"id":[{"id":"10.13039\/501100003397","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014206","name":"Hubei Key Laboratory of Advanced Memories","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100014206","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1109\/tvlsi.2024.3521394","type":"journal-article","created":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T18:27:55Z","timestamp":1739903275000},"page":"963-975","source":"Crossref","is-referenced-by-count":5,"title":["ISARA: An Island-Style Systolic Array Reconfigurable Accelerator Based on Memristors for Deep Neural Networks"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-4376-1328","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8332-9466","authenticated-orcid":false,"given":"Nan","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Letian","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-3242-1574","authenticated-orcid":false,"given":"Pinfeng","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5621-5495","authenticated-orcid":false,"given":"Xiangshui","family":"Miao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, Wuhan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8335-2033","authenticated-orcid":false,"given":"Xingsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, Wuhan, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.202100536"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1126\/science.ade3483"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00029"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2023.3257513"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/mcas.2021.3092533"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075887"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/jetcas.2022.3223295"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202200338"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2016.2616357"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/INMIC50486.2020.9318136"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3572917"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tpds.2021.3129647"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3460776"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676516"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3119018"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2976475"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3524500"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/access.2022.3229767"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.neubiorev.2020.07.001"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1155\/2016\/2478907"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ViTECoN.2019.8899550"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-3594-5_2"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3386192"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778281"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586312"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3212314"},{"key":"ref30","first-page":"244","article-title":"A 22 nm 2 Mb ReRAM compute-in-memory macro with 121\u201328 TOPS\/W for multibit MAC computing for tiny AI edge devices","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Xue"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2905242"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2865896"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00069"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1002\/advs.202201446"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201203680"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref37","first-page":"1","article-title":"A 40 nm 64 kb 26.56 TOPS\/W 2.37 Mb\/mm\u2082RRAM binary\/compute-in-memory macro with 4.23x improvement in density and >75% use of sensing dynamic range","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"65","author":"Spetalnick"},{"key":"ref38","first-page":"15","article-title":"A nonvolatile Al-edge processor with 4 MB SLC-MLC hybrid-mode ReRAM compute-in-memory macro and 51.4\u2013251 TOPS\/W","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Huang"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1126\/science.adf5538"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.02.002"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2010.5669483"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/j.eng.2020.01.007"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942149"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00038"},{"key":"ref46","first-page":"18518","article-title":"HAWQ-V2: Hessian aware trace-weighted quantization of neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"33","author":"Dong"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10937162\/10891373.pdf?arnumber=10891373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T19:16:51Z","timestamp":1742843811000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10891373\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4]]},"references-count":46,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3521394","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4]]}}}