{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T22:45:09Z","timestamp":1781131509386,"version":"3.54.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Laboratory of Advanced Microprocessor Chips and Systems"},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U23A20301"],"award-info":[{"award-number":["U23A20301"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62102433"],"award-info":[{"award-number":["62102433"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National University of Defense Technology (NUDT) Foundation","doi-asserted-by":"publisher","award":["ZK2023-16"],"award-info":[{"award-number":["ZK2023-16"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National University of Defense Technology (NUDT) Foundation","doi-asserted-by":"publisher","award":["2022-KJWPDL-08"],"award-info":[{"award-number":["2022-KJWPDL-08"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1109\/tvlsi.2024.3522326","type":"journal-article","created":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:49:33Z","timestamp":1737053373000},"page":"976-989","source":"Crossref","is-referenced-by-count":4,"title":["FAMS: A FrAmework of Memory-Centric Mapping for DNNs on Systolic Array Accelerators"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2938-2714","authenticated-orcid":false,"given":"Hao","family":"Sun","sequence":"first","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6233-6800","authenticated-orcid":false,"given":"Junzhong","family":"Shen","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tian","family":"Zhang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhongyi","family":"Tang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2918-8647","authenticated-orcid":false,"given":"Changwu","family":"Zhang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuhang","family":"Li","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5786-3171","authenticated-orcid":false,"given":"Yang","family":"Shi","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4912-0364","authenticated-orcid":false,"given":"Hengzhu","family":"Liu","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"MobileNets: Efficient convolutional neural networks for mobile vision applications","author":"Howard","year":"2017","journal-title":"arXiv:1704.04861"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2005.06.042"},{"key":"ref3","first-page":"1","article-title":"E2-train: Training state-of-the-art CNNs with over 80% energy savings","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Wang"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653825"},{"key":"ref9","article-title":"Gemmini: Enabling systematic deep-learning architecture evaluation via full-stack integration","author":"Genc","year":"2019","journal-title":"arXiv:1911.09925"},{"key":"ref10","volume-title":"Xilinx ML Suite Overview","author":"Heaton","year":"2025"},{"key":"ref11","article-title":"SCALE-sim: Systolic CNN accelerator simulator","author":"Samajdar","year":"2018","journal-title":"arXiv:1811.02883"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.54"},{"key":"ref14","article-title":"TVM: An automated end-to-end optimizing compiler for deep learning","author":"Chen","year":"2018","journal-title":"arXiv:1802.04799"},{"key":"ref15","first-page":"1","article-title":"Polyhedral model based mapping optimization of loop nests for CGRAs","volume-title":"Proc. 50th Annu. Design Autom. Conf.","author":"Liu"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358252"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378514"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00062"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1993.397164"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586329"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530411"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439292"},{"key":"ref24","first-page":"1","article-title":"SuSy: A programming model for productive construction of high-performance systolic arrays on FPGAs","volume-title":"Proc. Int. Conf. Comput. Aided Design","author":"Lai"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3203959"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC53511.2021.00028"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527440"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665689"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375306"},{"key":"ref31","first-page":"294","article-title":"CACTI-IO: CACTI with off-chip power-area-timing models","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design (ICCAD)","author":"Jouppi"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00075"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10937162\/10843963.pdf?arnumber=10843963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T19:17:06Z","timestamp":1742843826000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10843963\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4]]},"references-count":33,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3522326","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4]]}}}