{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,29]],"date-time":"2026-10-29T19:01:17Z","timestamp":1793300477954,"version":"4.5.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100010418","name":"Institute of Information Communications Technology Planning and Evaluation through the Korea Government","doi-asserted-by":"publisher","award":["RS-2023-00229028"],"award-info":[{"award-number":["RS-2023-00229028"]}],"id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea through the Korea Government","doi-asserted-by":"publisher","award":["RS-2024-00345481"],"award-info":[{"award-number":["RS-2024-00345481"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea through the Korea Government","doi-asserted-by":"publisher","award":["RS-2024-00405495"],"award-info":[{"award-number":["RS-2024-00405495"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tvlsi.2024.3523899","type":"journal-article","created":{"date-parts":[[2025,1,7]],"date-time":"2025-01-07T20:07:04Z","timestamp":1736280424000},"page":"1482-1486","source":"Crossref","is-referenced-by-count":3,"title":["Fault Bounding On-Die BCH Codes for Improving Reliability of System ECC"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-9287-2718","authenticated-orcid":false,"given":"Seongyoon","family":"Kang","sequence":"first","affiliation":[{"name":"School of Electrical Engineering, Korea University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-3518-8734","authenticated-orcid":false,"given":"Chaehyeon","family":"Shin","sequence":"additional","affiliation":[{"name":"DRAM Design Group, SK Hynix Inc., Icheon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3251-0024","authenticated-orcid":false,"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[{"name":"DRAM Design Group, SK Hynix Inc., Icheon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3422575.3422803"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1137\/0108018"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353799"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662320"},{"key":"ref5","article-title":"Co-architecting controllers and DRAM to enhance DRAM process scaling","volume-title":"Proc. Memory Forum","volume":"14","author":"Kang"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2021.3117150"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218745"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSN53405.2022.00024"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3059843"},{"key":"ref10","volume-title":"DDR5 SDRAM Product Core Data Sheet","year":"2020"},{"key":"ref11","volume-title":"DDR5 SDRAM Specification","year":"2022"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001174"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00034"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(60)90287-4"},{"key":"ref15","first-page":"147","article-title":"Codes correcteurs d\u2019erreurs","volume":"2","author":"Hocquenghem","year":"1959","journal-title":"Chiffres"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288201"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10977652\/10832420.pdf?arnumber=10832420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T05:09:07Z","timestamp":1745644147000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10832420\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":16,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3523899","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}