{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T10:04:11Z","timestamp":1770545051790,"version":"3.49.0"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Processing with Intelligent Storage and Memory (PRISM), One of Seven Centers in Joint University Microelectronics Program 2","award":["0000DONOTUSETHIS0000.0"],"award-info":[{"award-number":["0000DONOTUSETHIS0000.0"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tvlsi.2025.3527976","type":"journal-article","created":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:49:33Z","timestamp":1737053373000},"page":"1202-1214","source":"Crossref","is-referenced-by-count":2,"title":["Exploiting Chiplet Integration Technology for Fast High-Capacity DRAM Modules"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5409-321X","authenticated-orcid":false,"given":"Zihan","family":"Xia","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9586-153X","authenticated-orcid":false,"given":"Chihun","family":"Song","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Illinois Urbana-Champaign, Urbana, IL, USA"}]},{"given":"Ram","family":"Krishna","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Illinois Urbana-Champaign, Urbana, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0062-1128","authenticated-orcid":false,"given":"Ashita","family":"Victor","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"given":"Srujan","family":"Penta","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"given":"Muhannad S.","family":"Bakir","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3919-9833","authenticated-orcid":false,"given":"Elyse","family":"Rosenbaum","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Illinois Urbana-Champaign, Urbana, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0442-5634","authenticated-orcid":false,"given":"Nam","family":"Sung Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Illinois Urbana-Champaign, Urbana, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8104-5136","authenticated-orcid":false,"given":"Mingu","family":"Kang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.775417"},{"key":"ref2","volume-title":"Universal Chiplet Interconnect Express (UCIe) Specification","year":"2023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.246"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2015.7159603"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2016.7764697"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"ref8","volume-title":"HPE ProLiant DL380 Gen9 Server\u2014Configuring Memory","author":"Packard","year":"2019"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref10","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2015"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2014239"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544426"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51909.2023.00270"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00030"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICEPT63120.2024.10668633"},{"key":"ref16","volume-title":"Spectre Ams Designer","year":"2023"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref18","article-title":"The GAP benchmark suite","author":"Beamer","year":"2015","journal-title":"arXiv:1508.03619"},{"key":"ref19","volume-title":"Intel Xeon Processor E5-1600\/2400\/2600\/4600\/ (E5-Product Family) Product Families, Datasheet-Volume Two","year":"2012"},{"key":"ref20","volume-title":"White Paper 2: A Case for Lowering Componentlevel CDM ESD Specifications and Requirements Part II: Die-to-Die Interfaces","year":"2023"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/EOS\/ESD58195.2023.10287739"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247947"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.02.002"},{"key":"ref24","volume-title":"DDR4 SDRAM Standard, JESD79-z","year":"2013"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/IWLPC.2019.8913877"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203849"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808461"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/66.53188"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"ref30","article-title":"Lifting the veil on silicon interposer pricing","author":"Cadix","year":"2012","journal-title":"Solid State Technol."},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530428"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187546"},{"key":"ref33","volume-title":"288pin Load Reduced DIMM Based on 4Gb E-die","year":"2017"},{"key":"ref34","volume-title":"4Gb E-die DDR4 SDRAM","year":"2017"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417540"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VTS60656.2024.10538578"},{"key":"ref37","volume-title":"Accelerating innovation through a standard chiplet interface: The advanced interface bus (AIB)","author":"Kehlet","year":"2017"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3040410"},{"key":"ref39","first-page":"930","article-title":"Heterogeneous die-to-die interfaces: Enabling more flexible chiplet interconnection systems","volume-title":"Proc. 56th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Feng"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/16.887014"},{"key":"ref41","volume-title":"Ieee International Roadmap for Devices and Systems","year":"2022"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/40.946676"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/40.52944"},{"key":"ref44","volume-title":"Artisan Memory Compilers","year":"2021"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00010"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3649455"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00061"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IMW56887.2023.10145977"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS59952.2024.10595901"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371900"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10977652\/10843128.pdf?arnumber=10843128","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T05:09:40Z","timestamp":1745644180000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10843128\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":52,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3527976","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}