{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T18:12:48Z","timestamp":1770833568466,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFB2206600"],"award-info":[{"award-number":["2021YFB2206600"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1109\/tvlsi.2025.3528127","type":"journal-article","created":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T19:04:18Z","timestamp":1737572658000},"page":"1042-1052","source":"Crossref","is-referenced-by-count":5,"title":["A Novel High-Speed Adaptive Duobinary Digital Detector Based on the Feed-Forward Equalizer and the Maximum Likelihood Sequence Detector for Wireline Transceivers"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-3220-6220","authenticated-orcid":false,"given":"Chaolong","family":"Xu","sequence":"first","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fangxu","family":"Lv","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5681-0010","authenticated-orcid":false,"given":"Mingche","family":"Lai","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xingyun","family":"Qi","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7078-7545","authenticated-orcid":false,"given":"Qiang","family":"Wang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2919-123X","authenticated-orcid":false,"given":"Zhang","family":"Luo","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shijie","family":"Li","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geng","family":"Zhang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731688"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366030"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366063"},{"issue":"1","key":"ref4","first-page":"16","article-title":"Recent trend in high-speed wireline link design","volume":"1","author":"Hossain","year":"2017","journal-title":"Electr. Electron. Technol. Open Access J."},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/mmm.2019.2909517"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2004.839326"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3153666"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2008.2001934"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3170439"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2017.2775619"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCS49078.2020.9118418"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2018.2803735"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ojcas.2022.3173686"},{"key":"ref14","first-page":"5","article-title":"A comparative study of equalization schemes for 112G PAM4 links","volume-title":"Proc. DesignCon","author":"Lu"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2017.2675923"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2017.2672788"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365929"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1965.tb01678.x"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Berlin.2012.6336451"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3390\/electronics12020257"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/lssc.2019.2936768"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662462"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.3006864"},{"key":"ref24","first-page":"49","article-title":"A Viterbi equalizer chip for 40 Gb\/s optical communication links","volume-title":"Proc. Eur. Microw. Integr. Circuit Conf.","author":"Veigel"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10937162\/10848528.pdf?arnumber=10848528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T19:16:58Z","timestamp":1742843818000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10848528\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4]]},"references-count":24,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3528127","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4]]}}}