{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T23:05:23Z","timestamp":1762643123493,"version":"3.44.0"},"reference-count":76,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Strategic Priority Research Program of Chinese Academy of Sciences","award":["XDA0330401"],"award-info":[{"award-number":["XDA0330401"]}]},{"DOI":"10.13039\/501100002367","name":"CAS Youth Interdisciplinary Team","doi-asserted-by":"publisher","award":["JCTD-2022-07"],"award-info":[{"award-number":["JCTD-2022-07"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1109\/tvlsi.2025.3529504","type":"journal-article","created":{"date-parts":[[2025,1,28]],"date-time":"2025-01-28T13:55:31Z","timestamp":1738072531000},"page":"1004-1013","source":"Crossref","is-referenced-by-count":1,"title":["Virtual_N2_PDK: A Predictive Process Design Kit for 2-nm Nanosheet FET Technology"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-4358-4403","authenticated-orcid":false,"given":"Yiying","family":"Liu","sequence":"first","affiliation":[{"name":"EDA Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7700-8401","authenticated-orcid":false,"given":"Minghui","family":"Yin","sequence":"additional","affiliation":[{"name":"EDA Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huanhuan","family":"Zhou","sequence":"additional","affiliation":[{"name":"EDA Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunxia","family":"You","sequence":"additional","affiliation":[{"name":"EDA Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weihua","family":"Zhang","sequence":"additional","affiliation":[{"name":"EDA Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-5200-5482","authenticated-orcid":false,"given":"Hongwei","family":"Liu","sequence":"additional","affiliation":[{"name":"EDA Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Wang","sequence":"additional","affiliation":[{"name":"EDA Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yajie","family":"Zou","sequence":"additional","affiliation":[{"name":"EDA Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-7463-8576","authenticated-orcid":false,"given":"Zhiqiang","family":"Li","sequence":"additional","affiliation":[{"name":"EDA Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"Technology Inflection Points: Planar To FinFET To Nanowire","year":"2016","key":"ref1"},{"volume-title":"International Roadmap for Devices and Systems","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISNE48910.2021.9493305"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1093\/nsr\/nwae008"},{"volume-title":"Entering the nanosheet transistor era","year":"2022","key":"ref5"},{"volume-title":"Smaller, Better, Faster: Imec Presents Chip Scaling Roadmap","year":"2023","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11082-023-05604-z"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mseb.2024.117249"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2024.109263"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401190"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.mseb.2023.117161"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-023-05491-x"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.nancom.2023.100442"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717782"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2022.105481"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3229442"},{"volume-title":"FreePDK3: A Novel PDK for physical verification at the 3nm node","year":"2021","author":"Sadangi","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558224"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3140283"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3390\/mi13071080"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-020-01502-9"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019528"},{"volume-title":"International Roadmap for Devices and Systems","year":"2022","key":"ref24"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-020-01568-5"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3135247"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s12633-022-01934-x"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/BCICTS48439.2020.9392980"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/s12633-021-01417-5"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2980925"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s42452-021-04539-y"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2975255"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ECACE.2019.8679134"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/ac16e6"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.3390\/nano11030646"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2017.8066651"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268440"},{"volume-title":"Backside Power Delivery Options: A DTCO Study","year":"2023","key":"ref38"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720528"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185417"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185319"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IITC47697.2020.9515629"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2012.6251663"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2015.7175620"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2014.7046976"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-MAM.2015.7325600"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3190080"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993617"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/CSTIC55103.2022.9856929"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2019.8731058"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/IWAPS54037.2021.9671251"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/irps.2018.8353638"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1063\/1.4942216"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936340"},{"key":"ref56","first-page":"40","article-title":"Advanced process technologies for continuous logic scaling towards 2nm node and beyond","volume-title":"Proc. IEEE IITC","author":"Yamamoto"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-AMC.2017.7968981"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1103\/physrevb.107.195422"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2018.8430415"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-AMC.2017.7968977"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2019.2954301"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2018.8430289"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3195506"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2017.8268430"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC59256.2023.10268558"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1016\/j.solidstatesciences.2011.03.010"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1149\/2162-8777\/ab6dd9"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998183"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-023-02171-x"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2866026"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614629"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998202"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838334"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2016.7838333"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3207974"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1149\/2162-8777\/acc137"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10937162\/10856560.pdf?arnumber=10856560","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,18]],"date-time":"2025-08-18T19:50:27Z","timestamp":1755546627000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10856560\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4]]},"references-count":76,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3529504","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,4]]}}}