{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:19:26Z","timestamp":1774365566399,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/tvlsi.2025.3538883","type":"journal-article","created":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T19:13:35Z","timestamp":1739992415000},"page":"1502-1515","source":"Crossref","is-referenced-by-count":3,"title":["A Hierarchical 3-D Physical Design Method for Ultralarge-Scale Logic-on-Memory CGRA Chip"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4521-1736","authenticated-orcid":false,"given":"Zizheng","family":"Dong","sequence":"first","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Shuaipeng","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-4844-3714","authenticated-orcid":false,"given":"Weijia","family":"Zhu","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-8872-7649","authenticated-orcid":false,"given":"Ang","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6559-5207","authenticated-orcid":false,"given":"Qin","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8417-5796","authenticated-orcid":false,"given":"Naifeng","family":"Jing","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7831-526X","authenticated-orcid":false,"given":"Weiguang","family":"Sheng","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5521-6197","authenticated-orcid":false,"given":"Jianfei","family":"Jiang","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731694"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897308"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3073070"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648839"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967013"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2023.3264520"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3178244"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116297"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3531437.3539702"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586229"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3342734"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731565"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.205"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2944330"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.192"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3314135"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371905"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED52811.2021.9502475"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824984"},{"key":"ref20","first-page":"1","article-title":"Pin-3D: A physical synthesis and post-layout optimization flow for heterogeneous monolithic 3D ICs","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Pentapati"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3218763"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3185544"},{"key":"ref23","volume-title":"Integrity 3D-IC Platform","year":"2025"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51909.2023.00366"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2017.8053736"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2897589"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3221025"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454529"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11010805\/10893709.pdf?arnumber=10893709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:27:40Z","timestamp":1747974460000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10893709\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":28,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3538883","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}