{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T15:02:14Z","timestamp":1779202934909,"version":"3.51.4"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62131010"],"award-info":[{"award-number":["62131010"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62204183"],"award-info":[{"award-number":["62204183"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Key Research and Development Project in Shaanxi","award":["2023-YBGY-189"],"award-info":[{"award-number":["2023-YBGY-189"]}]},{"name":"Chongqing Talents Program","award":["CQYC-20210301367"],"award-info":[{"award-number":["CQYC-20210301367"]}]},{"name":"Natural Science Basic Research Program of Shaanxi","award":["2022JC-39"],"award-info":[{"award-number":["2022JC-39"]}]},{"name":"Research on New Semiconductor Devices and High-Performance Analog Integrated Circuit Technology","award":["YJSJ24020"],"award-info":[{"award-number":["YJSJ24020"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/tvlsi.2025.3540106","type":"journal-article","created":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T19:13:29Z","timestamp":1740597209000},"page":"1541-1550","source":"Crossref","is-referenced-by-count":3,"title":["A Low-Ripple DIDO DC\u2013DC Hybrid Interface With Optimal-Hysteresis-Controlled MPPT for TEH"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5838-7648","authenticated-orcid":false,"given":"Xufeng","family":"Liao","sequence":"first","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-1330-9821","authenticated-orcid":false,"given":"Jiabin","family":"Wang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peiyuan","family":"Fu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-0064-0808","authenticated-orcid":false,"given":"Yu","family":"Du","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9897-5361","authenticated-orcid":false,"given":"Lianxi","family":"Liu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2021.3055618"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/WiMOB.2014.6962155"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2894531"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2022.3148128"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11036-019-01303-w"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3211100"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3284429"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3141909"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3121693"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2019.2945913"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3128625"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3271984"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2917549"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2924095"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858365"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3152261"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2627551"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2476379"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2773564"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3182118"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2950330"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2844358"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.nanoen.2020.104921"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2412952"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2013.2263579"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418060"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2023.3303466"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3277870"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3314678"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3377003"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454435"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865467"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2878563"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2391442"},{"key":"ref35","volume-title":"CMOS Analog Integrated Circuit Design","author":"Alan","year":"2005"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11010805\/10905040.pdf?arnumber=10905040","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:27:51Z","timestamp":1747974471000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10905040\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":35,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3540106","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}