{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T22:28:30Z","timestamp":1772749710584,"version":"3.50.1"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2022YFB4401900"],"award-info":[{"award-number":["2022YFB4401900"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62261160649"],"award-info":[{"award-number":["62261160649"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62161160309"],"award-info":[{"award-number":["62161160309"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62227816"],"award-info":[{"award-number":["62227816"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62021004"],"award-info":[{"award-number":["62021004"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62174047"],"award-info":[{"award-number":["62174047"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/tvlsi.2025.3544825","type":"journal-article","created":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T17:53:19Z","timestamp":1742233999000},"page":"1794-1798","source":"Crossref","is-referenced-by-count":3,"title":["Metastable-Dither-Based Digital Background Calibration of Interstage Gain Nonlinearity in Pipelined SAR ADC"],"prefix":"10.1109","volume":"33","author":[{"given":"Le","family":"Chen","sequence":"first","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-6425-8190","authenticated-orcid":false,"given":"Yue","family":"Cao","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"}]},{"given":"Lin","family":"Ling","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9942-0069","authenticated-orcid":false,"given":"Shubin","family":"Liu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4566-1569","authenticated-orcid":false,"given":"Haolin","family":"Han","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3023882"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2007.907950"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.839534"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2169854"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.880034"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2373032"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.816921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3133829"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2014.6858454"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2998473"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11010805\/10929642.pdf?arnumber=10929642","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:28:10Z","timestamp":1747974490000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10929642\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":11,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3544825","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}