{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T22:28:30Z","timestamp":1772749710593,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Chongqing Technology Innovation and Application Development Special Project","award":["CSTB2022TIAD-KPX0070"],"award-info":[{"award-number":["CSTB2022TIAD-KPX0070"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/tvlsi.2025.3545364","type":"journal-article","created":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T17:53:19Z","timestamp":1742233999000},"page":"1561-1569","source":"Crossref","is-referenced-by-count":3,"title":["A 12-bit 2-GS\/s Pipeline ADC in 28-nm CMOS With Linear-Error Self-Calibration"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-3676-5883","authenticated-orcid":false,"given":"Yabo","family":"Ni","sequence":"first","affiliation":[{"name":"College of Optoelectronic Engineering, Chongqing University, Chongqing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lu","family":"Liu","sequence":"additional","affiliation":[{"name":"Science and Technology on Analog Integrated Circuit Laboratory, Chongqing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Science and Technology on Analog Integrated Circuit Laboratory, Chongqing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6211-4570","authenticated-orcid":false,"given":"Tao","family":"Zhu","sequence":"additional","affiliation":[{"name":"College of Optoelectronic Engineering, Chongqing University, Chongqing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2017.2747758"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2023.3323568"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2889680"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2016.7573537"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067793"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2017.2662085"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/asid52932.2021.9651698"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tim.2019.2907035"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2012.2192655"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2022.3151479"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2004.836232"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.972143"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2009.2032636"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757522"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2024.3349564"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/iccs59502.2023.10367338"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2010.2073194"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/icct.2018.8599906"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11010805\/10929682.pdf?arnumber=10929682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:28:18Z","timestamp":1747974498000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10929682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":18,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3545364","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}