{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,16]],"date-time":"2026-02-16T09:57:06Z","timestamp":1771235826117,"version":"3.50.1"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/tvlsi.2025.3545604","type":"journal-article","created":{"date-parts":[[2025,3,11]],"date-time":"2025-03-11T17:52:54Z","timestamp":1741715574000},"page":"1638-1650","source":"Crossref","is-referenced-by-count":2,"title":["Thermal Simulator for Advanced Packaging and Chiplet-Based Systems"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8352-2538","authenticated-orcid":false,"given":"Yousef","family":"Safari","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering Department, McGill University, Montreal, QC, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-1733-0964","authenticated-orcid":false,"given":"Adam","family":"Corbier","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, McGill University, Montreal, QC, Canada"}]},{"given":"Dima Al","family":"Saleh","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, McGill University, Montreal, QC, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8433-0098","authenticated-orcid":false,"given":"Fahad Rahman","family":"Amik","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, McGill University, Montreal, QC, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6176-5918","authenticated-orcid":false,"given":"Boris","family":"Vaisband","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of California at Irvine, Irvine, CA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2511626"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2019.2940427"},{"key":"ref3","volume-title":"The Heterogeneous Integration Roadmap (HIR)","year":"2021"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/047134608X.W8433"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC58585.2023.10256905"},{"key":"ref6","volume-title":"Microelectronics and Advanced Packaging Technologies Roadmap (MAPT)","year":"2023"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3214793"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937455"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401673"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref11","volume-title":"Comsol Multiphysics","year":"2023"},{"key":"ref12","volume-title":"Ansys","year":"2023"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2002.808009"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996800"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51909.2023.00203"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(03)00206-4"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653749"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3079166"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-8884-1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2000.853403"},{"key":"ref21","volume-title":"Info (Integrated Fan-out) Wafer Level Packaging","year":"2023"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.201"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075901"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2011.6100196"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1002\/9780470561218"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1975.1084079"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00358"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2021.3066203"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1038\/s41592-019-0686-2"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-2649-2"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1024074.1024079"},{"key":"ref32","first-page":"1","article-title":"Mixed precision training","volume-title":"Proc. Int. Conf. Learn. Represent.","author":"Micikevicius"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-013-0908-9"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757501"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993637"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3111857"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090740"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED54688.2022.9806286"},{"key":"ref41","volume-title":"Mcnc Benchmark Netlists for Floorplanning and Placement","year":"2023"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/b978-0-12-374343-5.x1000-3"},{"key":"ref43","volume-title":"Materials Thermal Properties Database","author":"Instruments","year":"2023"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2004.825750"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/iTherm54085.2022.9899649"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51909.2023.00231"},{"key":"ref47","first-page":"47","article-title":"Tsmc packaging technologies for chiplets and 3D","volume-title":"Proc. IEEE Hot Chips Symp. (HCS)","author":"Yu"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32696.2021.00034"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11010805\/10922775.pdf?arnumber=10922775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:28:11Z","timestamp":1747974491000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10922775\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":48,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3545604","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}