{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:25:11Z","timestamp":1772119511534,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62274001"],"award-info":[{"award-number":["62274001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62104001"],"award-info":[{"award-number":["62104001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"University Synergy Innovation Program of Anhui Province","award":["GXXT-2023-013"],"award-info":[{"award-number":["GXXT-2023-013"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62202003"],"award-info":[{"award-number":["62202003"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1109\/tvlsi.2025.3545635","type":"journal-article","created":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T00:55:55Z","timestamp":1742604955000},"page":"2009-2013","source":"Crossref","is-referenced-by-count":2,"title":["A 28-nm 9T1C SRAM-Based CIM Macro With Hierarchical Capacitance Weighting and Two-Step Capacitive Comparison ADCs for CNNs"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3314-1606","authenticated-orcid":false,"given":"Zhiting","family":"Lin","sequence":"first","affiliation":[{"name":"School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5245-1421","authenticated-orcid":false,"given":"Runru","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"given":"Yunhao","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"given":"Miao","family":"Long","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9789-0959","authenticated-orcid":false,"given":"Yu","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"given":"Jianxing","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-7275-1420","authenticated-orcid":false,"given":"Da","family":"Huo","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-3334-4232","authenticated-orcid":false,"given":"Qingchuan","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3341-6294","authenticated-orcid":false,"given":"Yue","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Electronics and Information, Hefei Normal University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-0327-3890","authenticated-orcid":false,"given":"Lintao","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2408-5048","authenticated-orcid":false,"given":"Chunyu","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0278-5804","authenticated-orcid":false,"given":"Qiang","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0125-5254","authenticated-orcid":false,"given":"Xin","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"given":"Chenghu","family":"Dai","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University (AHU), Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5012-2570","authenticated-orcid":false,"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University (AHU), Hefei, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2023.3341608"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/43\/3\/031401"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2016.2642198"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2963616"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2024.3353464"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3322556"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3232601"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/cicc53496.2022.9772821"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3056447"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.2992886"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/vlsicircuits52068.2021.9492444"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3211290"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3234620"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2023.3301814"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3274703"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3266239"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3334566"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11060007\/10934974.pdf?arnumber=10934974","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T17:44:23Z","timestamp":1751391863000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10934974\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7]]},"references-count":17,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3545635","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,7]]}}}