{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:36:58Z","timestamp":1781887018556,"version":"3.54.5"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Strategic Priority Research Program of Chinese Academy of Sciences","award":["XDA0330000"],"award-info":[{"award-number":["XDA0330000"]}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["92364202"],"award-info":[{"award-number":["92364202"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["62404249"],"award-info":[{"award-number":["62404249"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["U2441247"],"award-info":[{"award-number":["U2441247"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/tvlsi.2025.3545866","type":"journal-article","created":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T17:53:19Z","timestamp":1742233999000},"page":"1779-1783","source":"Crossref","is-referenced-by-count":3,"title":["An RRAM Digital Computing-in-Memory Macro With Dual-Mode Multiplication and Maximum Value Rounding Adder Tree"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7636-0227","authenticated-orcid":false,"given":"Wang","family":"Ye","sequence":"first","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hanghang","family":"Gao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhidao","family":"Zhou","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3740-9868","authenticated-orcid":false,"given":"Linfang","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weizeng","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9649-7338","authenticated-orcid":false,"given":"Zhi","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8234-7400","authenticated-orcid":false,"given":"Jinshan","family":"Yue","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0277-1314","authenticated-orcid":false,"given":"Xiaoxin","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3387-1238","authenticated-orcid":false,"given":"Jianguo","family":"Yang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2291-9598","authenticated-orcid":false,"given":"Hongyang","family":"Hu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2192-9655","authenticated-orcid":false,"given":"Chunmeng","family":"Dou","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3373763"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s44287-024-00037-6"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731754"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731545"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067555"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454556"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454482"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3168053"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3209872"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185289"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454358"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3101209"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3126696"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-46682-1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454278"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-022-3627-8"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9128359"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3067385"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11010805\/10929074.pdf?arnumber=10929074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:28:11Z","timestamp":1747974491000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10929074\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":21,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3545866","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}