{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T16:15:07Z","timestamp":1772554507862,"version":"3.50.1"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"DGIST Research and Development Program of the Ministry of Science and ICT","award":["24-KUJoint-09"],"award-info":[{"award-number":["24-KUJoint-09"]}]},{"name":"Technology Innovation Program funded by the Ministry of Trade, Industry and Energy (MOTIE), South Korea","award":["RS-2024-00410244"],"award-info":[{"award-number":["RS-2024-00410244"]}]},{"name":"National Research Foundation of Korea (NRF) Grant funded by the Korea Government","award":["RS-2024-00352784"],"award-info":[{"award-number":["RS-2024-00352784"]}]},{"name":"Samsung Future Technology Incubating Program","award":["SRFC-IT2301-01"],"award-info":[{"award-number":["SRFC-IT2301-01"]}]},{"name":"IC Design Education Center (IDEC), South Korea"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/tvlsi.2025.3553400","type":"journal-article","created":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T21:39:22Z","timestamp":1743629962000},"page":"1570-1581","source":"Crossref","is-referenced-by-count":4,"title":["A 2-Lane DAC-\/ADC-Based 2 \u00d7 2 MIMO PAM-4 MMSE-DFE Wireline Transceiver With FEXT Cancellation on RFSoC Platform"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3222-5020","authenticated-orcid":false,"given":"Jaewon","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1056-0470","authenticated-orcid":false,"given":"Seoyoung","family":"Jang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2364-8768","authenticated-orcid":false,"given":"Yujin","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-9512-7915","authenticated-orcid":false,"given":"Donggeon","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1995-7593","authenticated-orcid":false,"given":"Matthias","family":"Braendli","sequence":"additional","affiliation":[{"name":"IBM Research Europe Zürich Laboratory, Rüeschlikon, Switzerland"}]},{"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[{"name":"IBM Research Europe Zürich Laboratory, Rüeschlikon, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3053-2422","authenticated-orcid":false,"given":"Marcel","family":"Kossel","sequence":"additional","affiliation":[{"name":"IBM Research Europe Zürich Laboratory, Rüeschlikon, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2944-9058","authenticated-orcid":false,"given":"Pier-Andrea","family":"Francese","sequence":"additional","affiliation":[{"name":"IBM Research Europe Zürich Laboratory, Rüeschlikon, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3680-8816","authenticated-orcid":false,"given":"Gain","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365840"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830421"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454558"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063081"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731794"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731650"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067613"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454537"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062925"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959511"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3051109"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3109167"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3298954"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2775619"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2803735"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2938414"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/26.469441"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/18.391242"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2023.3328807"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/78.869048"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063162"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454508"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3401213"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SSD.2016.7473663"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3205246"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558117"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2737642"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2022.3173686"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2022.3189550"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2018.2790579"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2020.3040947"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3234920"},{"key":"ref34","volume-title":"ZYNQ UltraScale+ RFSoC Data Sheet: Overview","year":"2023"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3362596"},{"key":"ref36","volume-title":"ZCU111 Evaluation Board User Guide","year":"2023"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3410688"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3435696"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842935"},{"key":"ref40","volume-title":"Product brief-VFE-100","year":"2023"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2783679"},{"key":"ref42","volume-title":"LMK04208 Low-Noise Clock Jitter Cleaner With Dual Loop PLLs","year":"2016"},{"key":"ref43","volume-title":"LMX2594 15-GHz Wideband PLLATINUMT RF Synthesizer With Phase Synchronization and JESD204B Support","year":"2019"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2007.904377"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2011.053111.100231"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1993.342465"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.1998.708791"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11010805\/10947618.pdf?arnumber=10947618","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:28:59Z","timestamp":1747974539000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10947618\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":47,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3553400","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}