{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T04:05:42Z","timestamp":1751429142902,"version":"3.41.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"BUPT-Picocom Joint Laboratory of 5G Chips","award":["B2021016"],"award-info":[{"award-number":["B2021016"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1109\/tvlsi.2025.3558947","type":"journal-article","created":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T17:36:04Z","timestamp":1745861764000},"page":"2059-2063","source":"Crossref","is-referenced-by-count":0,"title":["A Novel High-Throughput FFT Processor With a Block-Level Pipeline for 5G MIMO OFDM Systems"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-1560-6666","authenticated-orcid":false,"given":"Meiyu","family":"Liu","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Beijing University of Posts and Telecommunications, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0321-7884","authenticated-orcid":false,"given":"Zhijun","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing University of Posts and Telecommunications, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8112-9150","authenticated-orcid":false,"given":"Hanqing","family":"Luo","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing University of Posts and Telecommunications, Beijing, China"}]},{"given":"Shengnan","family":"Lin","sequence":"additional","affiliation":[{"name":"Picocom Microelectronics (Hangzhou) Company Ltd., Beijing, China"}]},{"given":"Liping","family":"Liang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing University of Posts and Telecommunications, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264428"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176163"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MWC.001.2000021"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2538119"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530862"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2456371"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2992021"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2683643"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2304834"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3227346"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2828648"},{"volume-title":"R1-162199: Waveform Candidates","year":"2016","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOMW.2016.7849087"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2896042"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2725338"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539143"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2879675"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11060007\/10978098.pdf?arnumber=10978098","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T05:38:59Z","timestamp":1751348339000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10978098\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7]]},"references-count":17,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3558947","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,7]]}}}