{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T12:40:08Z","timestamp":1759236008015,"version":"3.44.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","award":["8091B02042301"],"award-info":[{"award-number":["8091B02042301"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100013058","name":"Shaanxi Provincial Key Research and Development Program","doi-asserted-by":"publisher","award":["2024CY2GJHX34"],"award-info":[{"award-number":["2024CY2GJHX34"]}],"id":[{"id":"10.13039\/501100013058","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/tvlsi.2025.3560948","type":"journal-article","created":{"date-parts":[[2025,5,8]],"date-time":"2025-05-08T13:42:56Z","timestamp":1746711776000},"page":"2658-2662","source":"Crossref","is-referenced-by-count":0,"title":["An 8-Bit 4-GS\/s Single-Channel Two-Step ADC Featuring Non-Symmetrical Pipeline Timing and Hybrid-Loop Amplifier"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5802-3625","authenticated-orcid":false,"given":"Chenghao","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Microelectronics, Xidian University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3181-3277","authenticated-orcid":false,"given":"Maliang","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University, Xi’an, China"}]},{"given":"Yuan","family":"Chang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University, Xi’an, China"}]},{"given":"Yihang","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University, Xi’an, China"}]},{"given":"Jinhai","family":"Xiao","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9745-5404","authenticated-orcid":false,"given":"Yintang","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5768-367X","authenticated-orcid":false,"given":"Yuanjin","family":"Zheng","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2794-1324","authenticated-orcid":false,"given":"Yong","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Tsinghua University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3039252"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2025.3526593"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573537"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889380"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3023882"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3155150"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987699"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3012776"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3282412"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC58667.2023.10347964"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3025605"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC60305.2024.10848972"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11181096\/10993320.pdf?arnumber=10993320","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T12:19:42Z","timestamp":1759234782000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993320\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":12,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3560948","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}