{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:53:27Z","timestamp":1774965207285,"version":"3.50.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100019443","name":"Guangdong Basic and Applied Basic Research Foundation","doi-asserted-by":"publisher","award":["2023A1515012842"],"award-info":[{"award-number":["2023A1515012842"]}],"id":[{"id":"10.13039\/501100019443","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007162","name":"Shenzhen Science and Technology Projects","doi-asserted-by":"publisher","award":["JSGGZD20220822095602005"],"award-info":[{"award-number":["JSGGZD20220822095602005"]}],"id":[{"id":"10.13039\/501100007162","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1109\/tvlsi.2025.3561507","type":"journal-article","created":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T17:36:04Z","timestamp":1745861764000},"page":"2069-2073","source":"Crossref","is-referenced-by-count":1,"title":["A High-Density eDRAM Macro With Programmable Sense Amplifier and TG-Shifter for Logical-Instruction-Based In-Memory Computing"],"prefix":"10.1109","volume":"33","author":[{"given":"Kunyao","family":"Lai","sequence":"first","affiliation":[{"name":"School of Microelectronics, South China University of Technology, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0019-2263","authenticated-orcid":false,"given":"Enyi","family":"Yao","sequence":"additional","affiliation":[{"name":"School of Microelectronics, South China University of Technology, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenxing","family":"Li","sequence":"additional","affiliation":[{"name":"Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1159-3115","authenticated-orcid":false,"given":"Yongkui","family":"Yang","sequence":"additional","affiliation":[{"name":"Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3030062"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446749"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061260"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3164756"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3206318"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067289"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3036209"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830338"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067352"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3339887"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3326094"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3332749"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454323"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168729"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11060007\/10977973.pdf?arnumber=10977973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T05:38:59Z","timestamp":1751348339000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10977973\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7]]},"references-count":15,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3561507","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,7]]}}}