{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,13]],"date-time":"2026-09-13T03:21:03Z","timestamp":1789269663588,"version":"build-2803163510"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100010418","name":"InstituteInstitute of Information and Communications Technology Planning and Evaluation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korean Government","award":["RS-2022-II221013"],"award-info":[{"award-number":["RS-2022-II221013"]}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korean Government","award":["RS-2024-00334247"],"award-info":[{"award-number":["RS-2024-00334247"]}]},{"name":"Korean Government","award":["RS-2024-00414230"],"award-info":[{"award-number":["RS-2024-00414230"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/tvlsi.2025.3562568","type":"journal-article","created":{"date-parts":[[2025,5,15]],"date-time":"2025-05-15T13:36:11Z","timestamp":1747316171000},"page":"2680-2689","source":"Crossref","is-referenced-by-count":2,"title":["A Dual-Multiplication-Mode and Reconfigurable Digital Compute-in-Memory Macro Using Precharge-Controlled 4T1C eDRAM"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-6166-2495","authenticated-orcid":false,"given":"Ho-Sung","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-5199-5824","authenticated-orcid":false,"given":"Ik-Hyeon","family":"Jeon","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiwon","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-0586-4272","authenticated-orcid":false,"given":"Eun-Bi","family":"Koh","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6354-5612","authenticated-orcid":false,"given":"Joo-Hyung","family":"Chae","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ojsscs.2024.3458900"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662444"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062955"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662393"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757457"},{"key":"ref6","first-page":"273","article-title":"Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Seshadri"},{"key":"ref7","first-page":"288","article-title":"DRISA: A DRAM-based reconfigurable in-situ accelerator","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Li"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3185135"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3379330"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067352"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3326094"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3332749"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830338"},{"issue":"1","key":"ref14","first-page":"5","article-title":"A DRAM-based process-in-memory using data redundancy and differential bit-line computation","volume":"10","author":"Yoon","year":"2024","journal-title":"IDEC J. Integr. Circuits Syst."},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS51040.2020.00026"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00015"},{"issue":"1","key":"ref17","first-page":"44","article-title":"Hardware-software co-design for analog compute-in-memory accelerators using 1-bit sense amplifiers","volume":"11","author":"Cho","year":"2025","journal-title":"IDEC J. Integr. Circuits Syst."},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067335"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366045"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731659"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268725"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3387995"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3313519"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3355944"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830438"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ESSERC62670.2024.10719551"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11181096\/11005471.pdf?arnumber=11005471","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T13:49:07Z","timestamp":1759240147000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11005471\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":28,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3562568","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}