{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T04:05:48Z","timestamp":1775275548523,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"the National Science and Technology Council (NSTC) of Taiwan","award":["113-2218-E-110-010"],"award-info":[{"award-number":["113-2218-E-110-010"]}]},{"name":"the National Science and Technology Council (NSTC) of Taiwan","award":["112-2221-E-110-063-MY3"],"award-info":[{"award-number":["112-2221-E-110-063-MY3"]}]},{"name":"the National Science and Technology Council (NSTC) of Taiwan","award":["112-2218-E-110-005"],"award-info":[{"award-number":["112-2218-E-110-005"]}]},{"name":"the National Science and Technology Council (NSTC) of Taiwan","award":["113-2923-E-110-001"],"award-info":[{"award-number":["113-2923-E-110-001"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/tvlsi.2025.3563386","type":"journal-article","created":{"date-parts":[[2025,5,6]],"date-time":"2025-05-06T13:07:24Z","timestamp":1746536844000},"page":"2620-2629","source":"Crossref","is-referenced-by-count":2,"title":["A 4.447 mW at 100 MHz and 49.62% Uniqueness XNOR\u2013XOR RO PUF ASIC Using 180-nm CMOS Process for IoT Security Applications"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2426-2879","authenticated-orcid":false,"given":"Chua-Chin","family":"Wang","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-sen University (NSYSU), Kaohsiung, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0768-188X","authenticated-orcid":false,"given":"Pradyumna","family":"Vellanki","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-sen University (NSYSU), Kaohsiung, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian-Jie","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-sen University (NSYSU), Kaohsiung, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4120-382X","authenticated-orcid":false,"given":"Ralph B. Gerard","family":"Sangalang","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering and the Electronic Systems Research Center, Batangas State University, The National Engineering University, Alangilan, Batangas City, Philippines"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401140"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2017.2713305"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2877438"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2021.3053118"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCNT49239.2020.9225431"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3144236"},{"key":"ref9","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","volume-title":"Proc. 44th ACM\/IEEE Design Autom. Conf.","author":"Suh"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC56007.2022.10031300"},{"key":"ref11","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2017"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2021.06.001"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2020.107593"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3021205"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICET51757.2021.9451016"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937931"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2023.104989"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11181096\/10988905.pdf?arnumber=10988905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T13:16:51Z","timestamp":1759238211000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10988905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":17,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3563386","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}