{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T04:05:42Z","timestamp":1751429142210,"version":"3.41.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"BK21 FOUR Project","award":["4199990113966"],"award-info":[{"award-number":["4199990113966"]}]},{"DOI":"10.13039\/501100003725","name":"Basic Science Research Program through the National Research Foundation of South Korea (NRF), Ministry of Education","doi-asserted-by":"publisher","award":["RS-2018-NR031059"],"award-info":[{"award-number":["RS-2018-NR031059"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010418","name":"Institute of Information and Communications Technology Planning and Evaluation (IITP) through Korean Government [Ministry of Science and Information Communication Technology (MSIT)]","doi-asserted-by":"publisher","award":["2022-0-01170","RS-2023-00228970","RS-2025-02218227"],"award-info":[{"award-number":["2022-0-01170","RS-2023-00228970","RS-2025-02218227"]}],"id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1109\/tvlsi.2025.3566949","type":"journal-article","created":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T18:14:31Z","timestamp":1747937671000},"page":"1886-1898","source":"Crossref","is-referenced-by-count":0,"title":["<i>S<\/i>\n                  <sup>3<\/sup>A-NPU: A High-Performance Hardware Accelerator for Spiking Self-Supervised Learning With Dynamic Adaptive Memory Optimization"],"prefix":"10.1109","volume":"33","author":[{"given":"Heuijee","family":"Yun","sequence":"first","affiliation":[{"name":"Department of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5560-873X","authenticated-orcid":false,"given":"Daejin","family":"Park","sequence":"additional","affiliation":[{"name":"School of Electronics Engineering, Kyungpook National University, Daegu, Republic of Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2023.3241201"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MVIP62238.2024.10491173"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-021-91786-z"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11277-024-11443-2"},{"key":"ref5","article-title":"Scheduling optimization techniques for neural network training","author":"Oh","year":"2021","journal-title":"arXiv:2110.00929"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3546070"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2024.3490893"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICRA57147.2024.10610317"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3285279"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3128945"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.5555\/3524938.3525087"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.5555\/3495724.3497510"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3390\/brainsci12070863"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3179968"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3549555.3549559"},{"key":"ref16","first-page":"7167","article-title":"Self-supervised learning of event-based optical flow with spiking neural networks","volume-title":"Proc. NIPS","author":"Hagenaars"},{"key":"ref17","first-page":"28092","article-title":"Post-training quantization for vision transformer","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Liu"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR52733.2024.01514"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.00017"},{"article-title":"Int8 transformers for inference acceleration","volume-title":"Proc. 36th Conf. Neural Inf. Process. Syst.","author":"Rock","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3583780.3616000"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP43922.2022.9747906"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1186\/s40537-019-0197-0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201901117"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.physd.2020.132816"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s11467-023-1331-1"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1080\/10618600.2021.1938585"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1126\/sciadv.adi1480"},{"volume-title":"Zynq-7000 SoC ZC702 Base Targeted Reference Design","year":"2018","key":"ref29"},{"key":"ref30","first-page":"21056","article-title":"Deep residual learning in spiking neural networks","volume-title":"Proc. NIPS","author":"Fang"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2021.3119238"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN54540.2023.10191153"},{"key":"ref33","first-page":"1","article-title":"Encoding, model, and architecture: Systematic optimization for spiking neural network in FPGAs","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Fang"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3085216"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3179246"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3196839"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3514253"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439283"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3279349"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3380550"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11060007\/11010182.pdf?arnumber=11010182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T05:39:16Z","timestamp":1751348356000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11010182\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7]]},"references-count":40,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3566949","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,7]]}}}