{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:43:32Z","timestamp":1771613012675,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100018554","name":"Science and Technology Key Project of Anhui Province","doi-asserted-by":"publisher","award":["2022AH050099"],"award-info":[{"award-number":["2022AH050099"]}],"id":[{"id":"10.13039\/501100018554","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100017668","name":"Anhui Provincial Key Research and Development Plan","doi-asserted-by":"publisher","award":["2022a05020044"],"award-info":[{"award-number":["2022a05020044"]}],"id":[{"id":"10.13039\/501100017668","id-type":"DOI","asserted-by":"publisher"}]},{"name":"The University Synergy Innovation Program of Anhui Province","award":["GXXT-2023-013"],"award-info":[{"award-number":["GXXT-2023-013"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62274001"],"award-info":[{"award-number":["62274001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1109\/tvlsi.2025.3572140","type":"journal-article","created":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T13:37:24Z","timestamp":1748525844000},"page":"2214-2224","source":"Crossref","is-referenced-by-count":2,"title":["Full-Array Boolean Logic CIM Macro With Self-Recycling 10T-SRAM Cell for AES Systems"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0125-5254","authenticated-orcid":false,"given":"Xin","family":"Li","sequence":"first","affiliation":[{"name":"School of Integrated Circuits and Anhui High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-5458-3729","authenticated-orcid":false,"given":"Ying","family":"Pan","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Anhui High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9500-3735","authenticated-orcid":false,"given":"Qian","family":"Jin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Anhui High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9548-784X","authenticated-orcid":false,"given":"Lintao","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Anhui High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-8248-811X","authenticated-orcid":false,"given":"Yang","family":"Lou","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Anhui High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5404-7644","authenticated-orcid":false,"given":"Baofa","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Anhui High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5863-857X","authenticated-orcid":false,"given":"Jiajun","family":"Long","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Anhui High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7327-6759","authenticated-orcid":false,"given":"Yongliang","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Anhui High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2408-5048","authenticated-orcid":false,"given":"Chunyu","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Anhui High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5012-2570","authenticated-orcid":false,"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Anhui High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3314-1606","authenticated-orcid":false,"given":"Zhiting","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Anhui High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062995"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062949"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3056447"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10030300"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT50263.2020.9190473"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ccwc60891.2024.10427792"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061260"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2023.3281587"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3206318"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3164756"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731545"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2422999"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778160"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075883"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062985"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2016.2642198"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2021.3080042"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/cicc57935.2023.10121235"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2023.3269946"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.7873\/date.2014.196"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS57966.2023.10168596"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3274703"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.3039206"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2023.3241441"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3297411"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2020.3005783"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/iscas58744.2024.10558593"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3337119"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/jetcas.2022.3174148"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/atc63255.2024.10908339"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2024.3460169"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11096973\/11017676.pdf?arnumber=11017676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,28]],"date-time":"2025-07-28T19:52:35Z","timestamp":1753732355000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11017676\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8]]},"references-count":35,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3572140","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8]]}}}