{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T18:44:45Z","timestamp":1754160285867,"version":"3.41.2"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Research Grants Council, Hong Kong, SAR, China, through the Fellowship Award","award":["CUHK SRFS2223-4S03"],"award-info":[{"award-number":["CUHK SRFS2223-4S03"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1109\/tvlsi.2025.3572517","type":"journal-article","created":{"date-parts":[[2025,6,2]],"date-time":"2025-06-02T14:05:08Z","timestamp":1748873108000},"page":"2274-2287","source":"Crossref","is-referenced-by-count":0,"title":["Toward High-Performance Network Coding: FPGA Acceleration With Bounded-Value Generators"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8554-1134","authenticated-orcid":false,"given":"Jiaxin","family":"Qing","sequence":"first","affiliation":[{"name":"Department of Information Engineering, The Chinese University of Hong Kong, Shatin, SAR, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3923-3499","authenticated-orcid":false,"given":"Philip H. W.","family":"Leong","sequence":"additional","affiliation":[{"name":"School of Electrical and Information Engineering, The University of Sydney, Sydney, NSW, Australia"}]},{"given":"Kin-Hong","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Computer Science Engineering, The Chinese University of Hong Kong, Shatin, SAR, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7386-4027","authenticated-orcid":false,"given":"Raymond W.","family":"Yeung","sequence":"additional","affiliation":[{"name":"Department of Information Engineering and the Institute of Network Coding, The Chinese University of Hong Kong, Shatin, Hong Kong"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/18.850663"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2002.807285"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2002.1023595"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2006.881746"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2003.818197"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2008.927729"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1282427.1282425"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1161089.1161129"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2005.1498511"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2015.2394482"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2010.2054295"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IWQOS.2006.250480"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NETCOD.2012.6261896"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2017.2787726"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2021.3056580"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2018.2840139"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2024.3365900"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2023.3324180"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2014.2334315"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2017.2692307"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2023.3261359"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2788396"},{"article-title":"Virtex ultrascale+ HBM FPGA: A revolutionary increase in memory performance","year":"2017","author":"Wissolik","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439301"},{"volume-title":"Alveo U50 Data Center Accelerator Card User Guide","year":"2023","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCS.2016.7833563"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2017.2742699"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2021.3138987"},{"key":"ref29","first-page":"16344","article-title":"FlashAttention: Fast and memory-efficient exact attention with IO-awareness","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Dao"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3058217"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2015.2436705"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1981.1056404"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2017.2769122"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT50566.2022.9834581"},{"volume-title":"Vitis High-level Synthesis User Guide (ug1399)","year":"2023","key":"ref35"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2024.3432693"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2015.2499192"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.001.21828"},{"volume-title":"Axi High Bandwidth Memory Controller Logicore Ip Product Guide","year":"2022","key":"ref39"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.ffa.2014.10.008"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2349577"},{"key":"ref42","volume":"9","author":"Neugebauer","year":"1969","journal-title":"The Exact Sciences in Antiquity"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3058509"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080227"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.2002.1181950"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2006.874390"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11096973\/11021553.pdf?arnumber=11021553","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,26]],"date-time":"2025-07-26T07:36:35Z","timestamp":1753515395000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11021553\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8]]},"references-count":46,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3572517","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,8]]}}}