{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:25:14Z","timestamp":1772645114859,"version":"3.50.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Aeronautical Science Foundation of China","award":["ASFC-20184370012"],"award-info":[{"award-number":["ASFC-20184370012"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61474093"],"award-info":[{"award-number":["61474093"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1109\/tvlsi.2025.3573753","type":"journal-article","created":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T13:48:15Z","timestamp":1749649695000},"page":"2200-2213","source":"Crossref","is-referenced-by-count":3,"title":["SC-IMC: Algorithm-Architecture Co-Optimized SRAM-Based In-Memory Computing for Sine\/Cosine and Convolutional Acceleration"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-1244-4568","authenticated-orcid":false,"given":"Qi","family":"Cao","sequence":"first","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6053-2460","authenticated-orcid":false,"given":"Shang","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0113-5500","authenticated-orcid":false,"given":"Haisheng","family":"Fu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, China"}]},{"given":"Qifan","family":"Gao","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, China"}]},{"given":"Zhenjiao","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electronics and Information, Northwestern Polytechnical University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-3455-1659","authenticated-orcid":false,"given":"Li","family":"Gao","sequence":"additional","affiliation":[{"name":"58th Research Institute, China Electronics Technology Group Corporation, Wuxi, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9393-6224","authenticated-orcid":false,"given":"Feng","family":"Liang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2023.3293026"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.4324\/9781410605337-29"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3020286"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067563"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3185135"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3215535"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3268728"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-020-3227-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3058128"},{"key":"ref11","first-page":"1","article-title":"Implementation of floating point CORDIC algorithm using 45 nm technology for COS SINE generation","volume-title":"Proc. Int. Conf. Next Gener. Electron. (NEleX)","author":"Velmurugan"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref14","first-page":"1","article-title":"A fast, reliable and wide-voltage-range in-memory computing architecture","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Simon"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218567"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181068"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3244338"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365984"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067526"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067555"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067260"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc55480.2022.9911450"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3092759"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3024838"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3131049"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3242976"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3002564"},{"key":"ref30","first-page":"7462","article-title":"Implicit neural representations with periodic activation functions","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"33","author":"Sitzmann"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3274703"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3037871"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558662"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558525"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DEVIC.2017.8074015"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IDAACS53288.2021.9660963"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.3390\/electronics12010233"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11096973\/11030322.pdf?arnumber=11030322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,26]],"date-time":"2025-07-26T07:36:14Z","timestamp":1753515374000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11030322\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8]]},"references-count":38,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3573753","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8]]}}}