{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:57:46Z","timestamp":1759334266963,"version":"build-2065373602"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100017610","name":"Shenzhen Science and Technology Innovation Commission","doi-asserted-by":"publisher","award":["KJZD20230923113300002","KQTD20200820113051096","JCYJ20241206180301003"],"award-info":[{"award-number":["KJZD20230923113300002","KQTD20200820113051096","JCYJ20241206180301003"]}],"id":[{"id":"10.13039\/501100017610","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/tvlsi.2025.3580753","type":"journal-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:48:55Z","timestamp":1751032135000},"page":"2761-2771","source":"Crossref","is-referenced-by-count":0,"title":["Dual-Thread Deflate\/Inflate Accelerator With Multicheckpoint Control With High Throughput and Compression Ratio for Bandwidth-Efficient Systems"],"prefix":"10.1109","volume":"33","author":[{"given":"Wei","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiwei","family":"Luo","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xianglong","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiaqi","family":"Ouyang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7554-7938","authenticated-orcid":false,"given":"Fengwei","family":"An","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.17487\/rfc1951"},{"volume-title":"Gzip File Format Specification Version 4.3","year":"2025","key":"ref2"},{"volume-title":"Zlib Compressed Data Format Specification Version 3.3","year":"2025","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055714"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1952.273898"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/access.2020.2984191"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2664666.2664670"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/fccm.2015.46"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/fccm.2018.00015"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530450"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/access.2019.2947273"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2019.8780272"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2021.3091611"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/compcomm.2018.8780685"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3404397.3404429"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/itnec.2017.8284866"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ccece.2019.8861851"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2018.8494238"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/asscc.2018.8579341"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2019.8777934"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3390\/mi12020145"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/icpp.2016.35"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2491899.2465557"},{"key":"ref24","first-page":"512","article-title":"Canonical Huffman decoder on fine-grain many-core processor arrays","volume-title":"Proc. 26th Asia South Pacific Design Autom. Conf. (ASP-DAC)","author":"Sarangi"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/comm54429.2022.9817335"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ispa\/iucc.2017.00146"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/stsiva.2015.7330430"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-020-01547-w"},{"volume-title":"The Canterbury Corpus","year":"2001","author":"Powell","key":"ref29"},{"volume-title":"Silesia Compression Corpus","year":"2025","author":"Deorowicz","key":"ref30"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23096-7_7"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11181096\/11053772.pdf?arnumber=11053772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T13:20:36Z","timestamp":1759238436000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11053772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":31,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3580753","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}