{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T12:40:05Z","timestamp":1759236005031,"version":"3.44.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/tvlsi.2025.3583797","type":"journal-article","created":{"date-parts":[[2025,7,8]],"date-time":"2025-07-08T13:41:58Z","timestamp":1751982118000},"page":"2806-2814","source":"Crossref","is-referenced-by-count":0,"title":["Efficiency Optimization of Voltage-Mode CMOS Digital Doherty Power Amplifiers"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-3779-5638","authenticated-orcid":false,"given":"Edoardo","family":"Baiesi Fietta","sequence":"first","affiliation":[{"name":"Department of Information Engineering, University of Padova, Padua, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3322-9082","authenticated-orcid":false,"given":"David","family":"Seebacher","sequence":"additional","affiliation":[{"name":"Infineon Technologies Austria, Villach, AG, Austria"}]},{"given":"Davide","family":"Ponton","sequence":"additional","affiliation":[{"name":"Infineon Technologies Austria, Villach, AG, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5664-9197","authenticated-orcid":false,"given":"Andrea","family":"Bevilacqua","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Padova, Padua, Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MMM.2020.3023221"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2014.6872748"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163469"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2012.6178848"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/INMMIC.2018.8429993"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3025207"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3088996"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2957576"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2647954"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2748283"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS57524.2023.10406097"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401494"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3022012"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870346"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC49505.2020.9218395"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2953832"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005798"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2055272"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS64408.2024.10752466"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3070800"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2221223"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2944831"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11181096\/11073819.pdf?arnumber=11073819","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T12:25:16Z","timestamp":1759235116000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11073819\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":22,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3583797","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}