{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T19:10:02Z","timestamp":1756321802442,"version":"3.44.0"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Center for the Co-Design of Cognitive Systems (COCOSYS), one of seven centers in JUMP 2.0"},{"name":"Semiconductor Research Corporation (SRC) and Defense Advanced Research Projects Agency (DARPA), Raytheon and NSF"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/tvlsi.2025.3585043","type":"journal-article","created":{"date-parts":[[2025,7,8]],"date-time":"2025-07-08T13:41:58Z","timestamp":1751982118000},"page":"2518-2527","source":"Crossref","is-referenced-by-count":0,"title":["ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory-Based Ternary LLMs"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6152-2377","authenticated-orcid":false,"given":"Akul","family":"Malhotra","sequence":"first","affiliation":[{"name":"Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5609-9722","authenticated-orcid":false,"given":"Sumeet","family":"Kumar Gupta","sequence":"additional","affiliation":[{"name":"Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC58863.2023.10363447"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s44335-024-00004-2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00082"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3337777"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s43588-024-00753-x"},{"key":"ref6","article-title":"ParetoQ: Scaling laws in extremely low-bit LLM quantization","author":"Liu","year":"2025","journal-title":"arXiv:2502.02631"},{"key":"ref7","article-title":"BitNet: Scaling 1-bit transformers for large language models","author":"Wang","year":"2023","journal-title":"arXiv:2310.11453"},{"key":"ref8","article-title":"The era of 1-bit LLMs: All large language models are in 1.58 bits","author":"Ma","year":"2024","journal-title":"arXiv:2402.17764"},{"key":"ref9","article-title":"BitNet a4.8: 4-bit activations for 1-bit LLMs","author":"Wang","year":"2024","journal-title":"arXiv:2411.04965"},{"key":"ref10","article-title":"SiTe CiM: Signed ternary computing-in-memory for ultra-low precision deep neural networks","author":"Thakuria","year":"2024","journal-title":"arXiv:2408.13617"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2993045"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3265064"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3241385"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS60656.2024.10538531"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062248"},{"volume-title":"Artificial Intelligence Index Report","year":"2024","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00065"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3227871"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287707"},{"key":"ref20","article-title":"Zero-space cost fault tolerance for transformer-based language models on ReRAM","author":"Li","year":"2024","journal-title":"arXiv:2401.11664"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247835"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW50498.2020.00369"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3184276"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.0c10184"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2017.2776980"},{"article-title":"Analog computing for AI sometimes needs correction by digital computing: Why and when","volume-title":"Proc. NeurIPS Workshop Mach. Learn. New Compute Paradigms","author":"Kim","key":"ref26"},{"issue":"4","key":"ref27","first-page":"4780","article-title":"RTN: Reparameterized ternary network","volume-title":"Proc. AAAI Conf. Artif. Intell.","volume":"34","author":"Li"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.12"},{"volume-title":"Bitnet B1.58-Large","year":"2025","key":"ref29"},{"volume-title":"Bitnet B1.58-3b","year":"2025","key":"ref30"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v34i05.6239"},{"key":"ref32","article-title":"Think you have solved question answering? Try ARC, the AI2 reasoning challenge","author":"Clark","year":"2018","journal-title":"arXiv:1803.05457"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3221390"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"volume-title":"ASAP 7nm Predictive PDK","year":"2024","key":"ref35"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2545412"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2018.8442136"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614527"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372099"},{"key":"ref40","article-title":"Comparative evaluation of memory technologies for synaptic crossbar arrays\u2014Part I: Robustness-driven device-circuit co-design and system implications","author":"Wang","year":"2023","journal-title":"arXiv:2307.04261"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DRC52342.2021.9467160"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831843"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref44","first-page":"509","article-title":"TernaryBERT: Distillation-aware ultra-low bit BERT","volume-title":"Proc. Conf. Empirical Methods Natural Language Process. (EMNLP)","author":"Zhang"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11142529\/11073133.pdf?arnumber=11073133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:34:12Z","timestamp":1756319652000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11073133\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":44,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3585043","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}