{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T15:37:38Z","timestamp":1782833858566,"version":"3.54.5"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100002341","name":"Academy of Finland","doi-asserted-by":"publisher","award":["353199"],"award-info":[{"award-number":["353199"]}],"id":[{"id":"10.13039\/501100002341","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Key Digital Technologies Joint Undertaking (KDT JU) through the Together for RISc-V Technology and ApplicatioNs (TRISTAN) Project","award":["101095947"],"award-info":[{"award-number":["101095947"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/tvlsi.2025.3586902","type":"journal-article","created":{"date-parts":[[2025,7,16]],"date-time":"2025-07-16T17:41:17Z","timestamp":1752687677000},"page":"2852-2861","source":"Crossref","is-referenced-by-count":1,"title":["Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7365-3374","authenticated-orcid":false,"given":"Kari","family":"Hepola","sequence":"first","affiliation":[{"name":"Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-6489-319X","authenticated-orcid":false,"given":"Tharaka","family":"Ranasinghe Arachchige","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4438-2031","authenticated-orcid":false,"given":"Joonas","family":"Multanen","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5707-8544","authenticated-orcid":false,"given":"Pekka","family":"J\u00e4\u00e4skel\u00e4inen","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Core-V EXtension Interface","year":"2025"},{"key":"ref2","article-title":"The rocket chip generator","author":"Asanovi\u0107","year":"2016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS64408.2024.10752475"},{"key":"ref4","volume-title":"PicoRV32\u2014A Size-Optimized RISC-V CPU: Pico Co-Processor Interface (PCPI)","year":"2015"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/Cluster48925.2021.00115"},{"key":"ref6","volume-title":"CCOPI: Implementing a Custom Coprocessor Interface for VexRiscv","year":"2025"},{"key":"ref7","volume-title":"Nuclei ISA SPEC","year":"2025"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530432"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref10","article-title":"FRANCIS-V: Framework for integrating custom instructions into RISC-V systems","author":"Egert","year":"2023"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651375"},{"key":"ref12","volume-title":"Codasip Studio","year":"2025"},{"key":"ref13","volume-title":"ASIP Designer: Application-Specific Processor Design Made Easy","year":"2025"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DSD64264.2024.00052"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49679-5_8"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP54787.2022.00034"},{"key":"ref17","first-page":"1","article-title":"SonicBOOM: The 3rd generation Berkeley out-of-order machine","volume-title":"Proc. 4th Workshop Comput. Archit. Res. RISC-V","volume":"5","author":"Zhao"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref19","first-page":"1","article-title":"LLVM and clang: Next generation compiler technology","volume-title":"Proc. BSD Conf.","volume":"5","author":"Lattner"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-34019-7"},{"key":"ref21","article-title":"BEEBS: Open benchmarks for energy measurements on embedded platforms","author":"Pallister","year":"2013","journal-title":"arXiv:1308.5174"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3358189"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8965067"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref27","first-page":"5510","article-title":"QEMU, a fast and portable dynamic translator","volume-title":"Proc. USENIX Annu. Tech. Conf.","author":"Bellard"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00023"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11181096\/11082109.pdf?arnumber=11082109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T13:41:41Z","timestamp":1759239701000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11082109\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":29,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3586902","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}