{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:35:13Z","timestamp":1761932113399,"version":"build-2065373602"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4403200"],"award-info":[{"award-number":["2023YFB4403200"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62271347","U21A20459"],"award-info":[{"award-number":["62271347","U21A20459"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,11]]},"DOI":"10.1109\/tvlsi.2025.3592460","type":"journal-article","created":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T18:02:47Z","timestamp":1754503367000},"page":"3191-3195","source":"Crossref","is-referenced-by-count":0,"title":["A Novel Low-Loss CMOS Digital Step Attenuator for Low-Power Scalable Phased Array Systems"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5925-1838","authenticated-orcid":false,"given":"Nengxu","family":"Zhu","sequence":"first","affiliation":[{"name":"School of Microelectronics, Tianjin University, Tianjin, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2351-4246","authenticated-orcid":false,"given":"Yiting","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Tianjin University, Tianjin, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0989-3119","authenticated-orcid":false,"given":"Fanyi","family":"Meng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Tianjin University, Tianjin, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3087604"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3544648"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2827934"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tmtt.2024.3487900"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LMWT.2024.3507180"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2020.3017820"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2022.3225318"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2020.2999094"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3461715"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2014.2322442"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004325"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2018.8429003"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RFIT60557.2024.10812505"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2021.3118291"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3267147"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365944"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11222394\/11115973.pdf?arnumber=11115973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:15:06Z","timestamp":1761930906000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11115973\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11]]},"references-count":16,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3592460","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,11]]}}}