{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T18:53:17Z","timestamp":1767120797764,"version":"3.48.0"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/tvlsi.2025.3594952","type":"journal-article","created":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T18:02:47Z","timestamp":1754503367000},"page":"15-23","source":"Crossref","is-referenced-by-count":0,"title":["FARMER: Online-Learning-Based Workload Consolidation on Large FPGAs Accelerated With Dynamic Partial Reconfiguration"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1119-2629","authenticated-orcid":false,"given":"Gabriele","family":"Montanaro","sequence":"first","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}]},{"given":"Francesco","family":"Trov\u00f2","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9951-062X","authenticated-orcid":false,"given":"Davide","family":"Zoni","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.29"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2022.3149422"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS202256217.2022.9970992"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043686"},{"volume-title":"AES Verilog Implementation","year":"2014","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3506713"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541637"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.83"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317821"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.01.010"},{"key":"ref12","first-page":"338","article-title":"Design space exploration of heterogeneous-accelerator SoCs with hyperparameter optimization","volume-title":"Proc. 26th Asia South Pacific Design Autom. Conf. (ASP-DAC)","author":"Cong"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3066309"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043238"},{"key":"ref16","volume-title":"Gaussian Processes for Machine Learning","volume":"2","author":"Williams","year":"2006"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00028"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2022.104468"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.07.010"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243483"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3185540"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICICS52457.2021.9464626"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CAHPC.2018.8645914"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1023\/A:1013689704352"},{"key":"ref25","first-page":"1015","article-title":"Gaussian process optimization in the bandit setting: No regret and experimental design","volume-title":"Proc. 27th Int. Conf. Int. Conf. Mach. Learn.","author":"Srinivas"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD63220.2024.00108"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"article-title":"Machine learning benchmarks and random forest regression","year":"2004","author":"Segal","key":"ref28"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.4249\/scholarpedia.1883"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11318092\/11118291.pdf?arnumber=11118291","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T18:40:12Z","timestamp":1767120012000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11118291\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":29,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3594952","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}