{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T08:07:50Z","timestamp":1761898070114,"version":"build-2065373602"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"European Regional Development Fund and the Cyber Security Node North project","award":["20366918"],"award-info":[{"award-number":["20366918"]}]},{"name":"Chips Joint Undertaking (CHIPS-JU), which receives support from the European Union\u2019s Horizon Europe Research and Innovation Program","award":["101095947"],"award-info":[{"award-number":["101095947"]}]},{"name":"The TRISTAN project"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,11]]},"DOI":"10.1109\/tvlsi.2025.3595712","type":"journal-article","created":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T18:23:12Z","timestamp":1755282192000},"page":"2952-2960","source":"Crossref","is-referenced-by-count":1,"title":["Modular RTIC: Lightweight Real Time for Customized Architectures"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4817-2939","authenticated-orcid":false,"given":"Henri","family":"Lunnikivi","sequence":"first","affiliation":[{"name":"Unit of Computing Sciences, Tampere University, Tampere, Finland"}]},{"given":"Zakaria","family":"Madaoui","sequence":"additional","affiliation":[{"name":"Unit of Computing Sciences, Tampere University, Tampere, Finland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-3490-8621","authenticated-orcid":false,"given":"Pawel","family":"Dzialo","sequence":"additional","affiliation":[{"name":"Unit of Computing Sciences, Tampere University, Tampere, Finland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6440-8900","authenticated-orcid":false,"given":"Per","family":"Lindgren","sequence":"additional","affiliation":[{"name":"Unit of Computing Sciences, Tampere University, Tampere, Finland"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS64408.2024.10752441"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1990.128747"},{"volume-title":"Hippomenes: An Experimental Implementation of the RISC-V RT Real-Time Extension","year":"2024","author":"Lindgren","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-66146-4_21"},{"volume-title":"Technical and Operational Aspects of Internet of Things and Machine-to-Machine Applications by Systems in the Mobile Service (Excluding IMT)","year":"2017","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3617591"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2013.6601482"},{"volume-title":"RTIC\u2014Real-Time Interrupt-Driven Concurrency V1","year":"2024","key":"ref8"},{"volume-title":"Volvo\u2014Julius Gustavsson, System Architect","year":"2025","key":"ref9"},{"volume-title":"RTIC\u2014Real-Time Interrupt-Driven Concurrency V2","year":"2024","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/s24175818"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132786"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.1999.811218"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.2003.1212753"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.858698"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39815-8_3"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1411204.2181025"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.980257"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/5.97300"},{"volume-title":"Ferrocene","year":"2024","key":"ref20"},{"volume-title":"Ferrocene Achieves IEC 62304 Qualification","year":"2025","key":"ref21"},{"volume-title":"Procedural Macros","year":"2024","key":"ref22"},{"volume-title":"Core-Local Interrupt Controller (CLIC) RISC-V Privileged Architecture Extensions","year":"2018","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3612433"},{"issue":"2","key":"ref25","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1016\/S1474-6670(17)51283-5","article-title":"Hard real-time scheduling: The deadline-monotonic approach","volume":"24","author":"Audsley","year":"1991","journal-title":"IFAC Proc. Volumes"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11222394\/11125925.pdf?arnumber=11125925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T05:36:10Z","timestamp":1761888970000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11125925\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11]]},"references-count":26,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3595712","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,11]]}}}