{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:35:35Z","timestamp":1761932135104,"version":"build-2065373602"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006192","name":"Interuniversity Microelectronics Centre","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006192","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Advanced Scientific Computing Research (ASCR) Program of the U.S. Department of Energy","award":["DE-SC0022881"],"award-info":[{"award-number":["DE-SC0022881"]}]},{"name":"National Science Foundation","award":["CCF-2219753"],"award-info":[{"award-number":["CCF-2219753"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,11]]},"DOI":"10.1109\/tvlsi.2025.3595818","type":"journal-article","created":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:33:34Z","timestamp":1756755214000},"page":"3118-3130","source":"Crossref","is-referenced-by-count":1,"title":["Interconnect\/Memory Co-Design and Co-Optimization Using Differential Transmission Lines"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0926-2838","authenticated-orcid":false,"given":"Zhenlin","family":"Pei","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, The University of Texas at Arlington, Arlington, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2305-4258","authenticated-orcid":false,"given":"Hsiao-Hsuan","family":"Liu","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6084-9810","authenticated-orcid":false,"given":"Mahta","family":"Mayahinia","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8829-5610","authenticated-orcid":false,"given":"Mehdi","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Technical University of Athens (NTUA), Athens, Greece"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3545-3424","authenticated-orcid":false,"given":"Zsolt","family":"Tokei","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-8087-1309","authenticated-orcid":false,"given":"Prashant","family":"Dubey","sequence":"additional","affiliation":[{"name":"IMEC, Cambridge, U.K."}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9161-1728","authenticated-orcid":false,"given":"Chenyun","family":"Pan","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, The University of Texas at Arlington, Arlington, TX, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063030"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.3030062"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s44287-023-00002-9"},{"article-title":"Design of SRAM for CMOS 32 nm","year":"2011","author":"Hamouche","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2022.3225512"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2024.3438164"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838498"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2018.8614535"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654921"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300020"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358811"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/22.641781"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.1999.E-15-2"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051730"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144332"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2002.803440"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.904105"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782051"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357869"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2315778"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1284480.1284538"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193519"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2023.3305322"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2022.3165738"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2023.3235701"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1117\/12.2657524"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-76109-6"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.726555"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2010.2047415"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2008.2004549"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/iccct.2010.5640513"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/icsict.2008.4734879"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/icvd.2005.19"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590311"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1093\/oso\/9780190056445.001.0001"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1108\/err.1997.1.6.61.55"},{"volume-title":"MATLAB Version: 23.2.0.2485118 (R2023b)","year":"2024","key":"ref38"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2022.3157952"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/isqed57927.2023.10129316"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2024.3410518"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/les.2024.3444711"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3762649"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/isqed65160.2025.11014392"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3401025.3401742"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1093\/oso\/9780190056445.001.0001"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.2307\/j.ctt5vkjtx.9"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.3390\/computers13050115"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1117\/12.2583395"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/11222394\/11145952-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11222394\/11145952.pdf?arnumber=11145952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:15:18Z","timestamp":1761930918000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11145952\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11]]},"references-count":51,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3595818","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,11]]}}}