{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:14:44Z","timestamp":1764184484667,"version":"3.46.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62404160","62021004"],"award-info":[{"award-number":["62404160","62021004"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/tvlsi.2025.3596260","type":"journal-article","created":{"date-parts":[[2025,8,13]],"date-time":"2025-08-13T17:37:09Z","timestamp":1755106629000},"page":"3500-3504","source":"Crossref","is-referenced-by-count":0,"title":["A Time-Domain Integration Comparison Scheme With Noise Immunity for Wake-Up Receivers"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-1294-5144","authenticated-orcid":false,"given":"Hongjian","family":"Lan","sequence":"first","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0966-3711","authenticated-orcid":false,"given":"Rong","family":"Zhou","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-2862-4893","authenticated-orcid":false,"given":"Jianhang","family":"Yang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7460-5392","authenticated-orcid":false,"given":"Tianxu","family":"Chen","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-9795-2843","authenticated-orcid":false,"given":"Zhen","family":"Li","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0173-7317","authenticated-orcid":false,"given":"Bowen","family":"Wang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7764-1928","authenticated-orcid":false,"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2948812"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185235"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2022.3215099"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TGCN.2021.3101902"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2024.3514324"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2362118"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2941010"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3518462"},{"volume-title":"Design of Analog CMOS Integrated Circuits","year":"2015","author":"Behzad","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2239175"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3192465"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2020.2987786"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3163801"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3211907"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11268916\/11123760.pdf?arnumber=11123760","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:07:36Z","timestamp":1764184056000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11123760\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":14,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3596260","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}